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ABSTRACT 
 
Vertically-stacked silicon nanowire MOSFETs (SNWTs) were experimentally 
investigated as one of the possible solutions to achieve both high speed, low power 
consumption in combination with high integration capabilities for future LSI 
applications. To evaluate the potentials, analyze and improve the performance of these 
devices, source/drain series resistance for thick source/drain region were studied. 
Carrier transport mechanisms and the controllability of threshold voltage for 
vertically-stacked SNWTs with separated gates were also investigated. 
The influence of in situ doped SEG source/drain was examined for 
vertically-stacked channel MOSFETs. A large enhancement, by a factor of 2 in the drive 
current, was obtained when in situ doped SEG process was adopted. Detailed parameter 
extraction from the electrical measurements showed the RSD values can be reduced by 
90 and 75% for n- and p-FETs, respectively, when in situ doped SEG is reinforced by 
adding ion implantation. On the other hand, by combining the ion implantation to SEG 
process, VT roll-off characteristics and the effective mobility behavior are slightly 
degraded. Mobility analysis revealed an increase in the Coulomb scattering with LG 
scaling, indicating the diffusion of dopant atoms from S/D regions. Further 
improvements in the performance can be sought by optimizing the S/D activation 
annealing step.  
 In order to enhance the performance of the vertically-stacked nanowire 
MOSFETs, the carrier transport limiting components caused by short channel effects 
were assessed. The optimization of drive currents will have to take into account specific 
effects to vertically-stacked SNWTs. In particular, the use of SiGe sacrificial layer to 
make vertically-stacked channels cause large mobility degradation due to the surface 
roughness, resulted from the damage of plasma etching. This leads to the poor 
ballisticity in the short channel SNWTs. Hydrogen annealing was shown to be 
advantageous for improving the surface-roughness limited mobility. Charge pumping 
measurements, however, revealed that circular-shaped SNWTs, which are formed by 
annealing, have a higher interface trap density (Dit) than rectangular ones, leading to 
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low-field mobility degradation. This high Dit could be caused by the 
continuously-varying surface orientation. The resulting additional coulomb scattering 
could partly explain the quite low mobility in 5 nm diameter SNWTs together with the 
already known transport limitations in NWs. 
In addition, the vertically-stacked SNWTs with independent gates by internal 
spacers between the nanowires to control threshold voltage (named Φ-FETs), were 
evaluated. Φ-FETs demonstrated excellent VT controllability due to inter-gate coupling 
effects. Numerical simulations to optimize Φ-FETs structures show that when the 
spacer width is reduced, the DIBL value can be lowered by a factor of 2 compared to 
independent-gate FinFETs with the same silicon width. The superior scaling of Φ-FETs 
with narrow spacer results from a better electrostatic control which also attenuates the 
inter-gate coupling. 
Overall it was shown that using vertical stack structure can increase the drive 
current density while allowing for better threshold voltage controllability. As for the 
performance benchmark, nanowires with a diameter of 10 nm, showed the most 
acceptable balance between mobility, short channel effect. However, to further improve 
the device performance, process induced surface damage of nanowires must be 
mitigated. 
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CHAPTER 1 
INTRODUCTION – MOSFET SCALING – 
 
 
 
 
 
 
Silicon-based large-scale integrated circuits (LSIs) have been rapidly developed in 
the past 40 years with an unprecedented growth of the semiconductor industry, bringing 
an enormous impact on the way people work and live. This evolution is owed to the 
continued downsizing of Metal-Oxide-Silicon Field-Effect-Transistors (MOSFETs). 
Recently, however, the conventional miniaturization has caused various problems such 
as threshold voltage roll-off, subthreshold leakage, gate leakage, etc. 
In this chapter, firstly, the conventional scaling method and the basic operation of 
MOSFET are described. Then the specific features of short-channel MOSFETs are 
considered. The latter half of this chapter covers the proposed solutions and challenges 
to continue the scaling toward purpose of this thesis. 
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1.1 MOSFET DOWNSIZING 
Since the invention of the CMOS (complementary MOS) in 1963, for which both 
n-channel and p-channel transistors are constructed simultaneously on the same 
substrate, the number of devices on a chip has increased thanks to MOSFET downsizing 
in accordance with Moore’s Law. The latter was proposed by Gordon E. Moore in 1965 
[1.1]. His prediction states that the number of transistors per chip will double about 
every two years. That has happened fairly regularly up to now as shown in Figure 1.1 
(a) [1.2]. In addition, the average transistor price has decreased markedly over the past 
four decades (Figure 1.1 (b)) [1.3]. Increasing transistor budgets and decreasing average 
price per transistor opened up the possibility for high-speed designs that were not 
technologically or economically feasible before (Figure 1.1 (c)) [1.2]. The speed 
improvements have been achieved by MOSFET scaling. In this section, the basic 
MOSFET operation principle and the scaling rule are described. 
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Figure 1.1 (a) Number of transistors in Intel’s microprocessor chips, (b) Average 
transistor price by year, (c) Clock speed of Intel’s microprocessor [1.2, 1.3]. 
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1.1.1 Basic CMOS Operation 
A schematic three-dimensional illustration of conventional CMOS transistors of 
the year early 2000 or earlier, consisting of an n-channel MOSFET (nMOSFET) and a 
p-channel MOSFET (pMOSFET) integrated on the same chip, is shown in Figure 1.2. 
The MOSFET is a four-terminal device were gate, source, drain and substrate or body 
are the considered electrodes. The nMOSFET consists of a p-type silicon (Si) substrate 
for which n+ regions, the source and the drain, are formed (e.g., by ion implantation). 
The gate electrode is usually made of heavily doped polysilicon (poly-Si) and is 
insulated from the substrate by a thin silicon dioxide (SiO2) films, the gate oxide. The 
SiO2 film is usually formed by a thermal oxidation of the silicon substrate. The surface 
region under the gate oxide between the source and the drain is called the channel 
region and is critical for current conduction in a MOSFET. One of the main reasons for 
the successfull development of the MOSFET technology is the nature of the SiO2 film 
which is stable thermally and with a high quality interface with the Si channel. To 
obtain a low resistive contact, metal silicide is formed on the polysilicon gate as well as 
on the source and the drain diffusion regions. A MOSFET is surrounded by a thick 
oxide called the field oxide to isolate it from the adjacent devices. The key physical 
parameters are the gate length (LG), the gate width (W), the source/drain junction depth 
(xj), the gate oxide thickness (tox), and the channel dopant atoms concentration (Na, Nd). 
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Figure 1.2 Three-dimensional view of a basic CMOS structure. VG is the gate voltage, 
VS is the source voltage, VD is the drain voltage, LG is the gate length, tox is the gate 
oxide thickness, Na is the accepter impurity density, Nd is the donor impurity density, xj 
is the junction depth 
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 Drain–Source Current Model 
In a MOSFET device, an inversion charge layer at the silicon–gate oxide interface 
acts as a conducting channel. For example, for a bulk nMOSFET, the substrate will be 
made in p-type silicon and the inversion charge will consist of electrons that form a 
conducting channel between the n+ source and drain regions. The onset of the strong 
inversion regime is defined in terms of a threshold voltage (VT) being applied to the gate 
electrode relative to the other terminals. Depending on the gate voltage (VG) and 
source–drain voltage (VDS), a MOSFET can be biased in one of the three regions: linear 
region, saturation region, and subthreshold region, as shown in Figure 1.3. 
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Figure 1.3 The three operating regions of a MOSFET operation in the VDS–VG plane 
[1.4]. 
 
In the following, the drain–source current (IDS) model for long-channel MOSFETs 
is described. One key assumption is the gradual–channel approximation, which 
assumes that the transverse electric field in the channel in much larger than the 
longitudinal field, that is one-dimensional. This allows us to express IDS as [1.4] 
∫ −=
DSV
i
G
effDS dVVQL
W
I
0
))(( ,   (1.1) 
where µeff is the carriers effective mobility and Qi is the inversion charge per unit of 
channel area. The drain–source current based on the gradual–channel approximation is 
valid for most of the VDS regions except beyond saturation voltage (VDsat). Beyond VDsat, 
IDS stays constant at a saturation value (IDsat), independent of VDS. In addition, the use of 
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the charge-sheet model, which assumes that the inversion layer is a charge sheet as zero 
thickness, allows us to simply express the IDS in each VDS region as the following 
equations: 
DSTG
G
oxeffDS VVVL
WCI )( −=  for TGDS VVV −≤  (linear region)   (1.2) 
m
VV
L
WCI TG
G
oxeffDsat 2
)( 2−
=  for DsatDS VV >  (saturation region)   (1.3) 
where Cox (= εox/tox) is the gate oxide capacitance per area, εox is the gate oxide 
permittivity, m is the body-effect coefficient related to doping concentration and oxide 
thickness. 
When the gate bias is below the threshold voltage and the semiconductor is in 
weak inversion or depletion, the corresponding drain current is called the subthreshold 
current. The subthreshold region tells how sharply the current drops with gate bias. 
Figure 1.4 shows schematic IDS –VG curves of nMOSFETs. IDS at VG = 0 and VDS = VDD 
is equivalent to the off-state current (IOFF), while IDS at VG = VDS = VDD is equivalent the 
on-state currents (ION). Here, VDD is the power-supply voltage. The transition from one 
state to another defines the VT of the MOSFET. In Figure 1.4 (a), IDS on a linear scale 
appears to approach zero immediately below the threshold voltage. On a logarithmic 
scale, however, it is seen that the descending IDS remains at significant levels for several 
tenths of a volt below VT (Figure 1.4 (b)). 
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Figure 1.4 Typical IDS–VG characteristics of an nMOSFET at high drain voltages. The 
same current is plotted on both linear scale (a) and logarithmic scale (b). 
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In general, the current density in a semiconductor can be expressed by the sum of 
the drift current density and the diffusion current. In week inversion and depletion mode, 
however, electron charge is small and thus, the drift current is low. The drain current is 
dominated by diffusion. Therefore, the inversion charge density (NINV) does not drop to 
zero abruptly. One can write the subthreshold current (Isubth) a function of VG as 
)1()1( //)(
2
kTqVmkTVVq
G
oxeffsubth
DSTG ee
q
kT
m
L
WCI −− −





−=  (subthreshold region),  (1.4) 
where q is electronic charge, k is the Boltzmann constant, and T is temperature. The 
subthreshold current is independent of the drain voltage once VDS is larger than a few 
kT/q, as would be expected for a diffusion-dominated current transport. The current 
dependence with the gate voltage, on the other hand, is exponential. The subthreshold 
behaviors are primarily determined by fabrication technology considerations. The 
parameter to quantify how sharply the MOSFET is turned off by the gate voltage is 
called the subthreshold swing (SS), defined as the gate-voltage change needed to induce 
a drain-current change of one order of magnitude. The SS thus can be written as 
   





+=





=
ox
dm
G
DS
C
C
q
kT
dV
IdSS 1)10ln(log10 ,    (1.5) 
where Cdm is the maximum depletion-layer capacitance per area. 
 
 CMOS Inverter 
The most basic component of digital static CMOS circuits is a CMOS inverter, 
which is composed by an nMOSFET and a pMOSFET as shown in Figure 1.5 (a). The 
source terminal of the nMOSFET is grounded, while the one of the pMOSFET is 
connected to VDD. The gates of the two MOSFETs are connected as the input node, and 
the drains are connected as the output node. Here, CL in Figure 1.5 is a lumped load 
capacitance of the output node (including the output capacitance Cout of the switching 
inverter, the input capacitance Cin of the next stage or stages it drives, and the wiring 
capacitance Cwire). The current through the pMOSFET (IP > 0) flows from VDD into the 
output node and tends to charge up the node voltage toward VDD (i.e., pull-up), while the 
current through the nMOSFET (IN > 0) flows out of the output node into the ground and 
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tends to discharge the node voltage to zero (i.e., pull-down) as shown in Figure 1.5 (b) 
and (c). In such a system, the complementary nature of n- and pMOSFETs allows one 
and only one MOSFET to conducting in one of the two stable states. Since only one of 
the MOSFETs is “on” in the steady state, there is little static current or static power 
dissipation. In principle, the power dissipation occurs only during switching transients 
when a charging or discharging current is flowing through the circuit [1.4]. 
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Figure 1.5 (a) Circuit diagram of CMOS inverter. (b) Charge and (c) discharge 
equivalent circuits. 
 
1.1.2 MOSFET Scaling 
A CMOS technology performance is basically evaluated by three indexes: its 
switching speed, power consumption, and integration density. These indexes have been 
successfully increased in the past 40 years. This progress has been achieved on the basis 
of MOSFET scaling rule. As the channel length decreases, the depletion width (Wd) 
arround the source and drain becomes comparable to the channel length. This will cause 
high short-channel effects (as described in detail in Section 1.2). Because the 
short-channel effects complicate device operation and degrade device performance, 
these effects should be minimized so that a physical short-channel device can preserve 
the electrical long-channel behavior. The most-ideal scaling rule to avoid the 
short-channel effects is simply to reduce proportionally all device dimensions (both 
horizontal and vertical), the operating voltages and to increase channel doping level by 
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the same factor (κ > 1) as shown in Figure 1.6, so that the electric field remains 
unchanged and the depletion width of the source and drain is reduced. This scaling is 
called “constant-field scaling” proposed by R. Dennard in 1974 [1.5]. The scaling rule is 
summarized in Table 1.1. In the scaled MOSFETs, the current equations (1.2, 1.3) can 
be rewritten as 
κ
I
κV
κ
mVVV
κL
κW
κt
εε
I DSDSDSTG
Gox
ox
effDS =




 −−
= )/(2/
/
/
)/(
0'
 (linear region) (1.6) 
κ
I
m
κ
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κt
εε
I DSTG
Gox
ox
effDS =




 −
= 2/
/
/
)/(
2
0'
.     (saturation region) (1.7) 
Since the current is reduced by the factor κ, the channel current per unit of channel 
width is unchanged by scaling. This is consistent with the same sheet density of carriers 
moving at the same velocity. As a result, the switching speed, the power consumption, 
and the integration density are improved by factor of κ, 1/κ2, and κ2, respectively. 
n+ n+
tox/κ
L/κ
doping κNa
VDD/κ
WD
tox
n+ n+
source drain
L
p substrate, doping Na
VDD
xj xj/κ
Original device
Scaled device
gate
W
W/κ
 
Figure 1.6 Principles of MOSFET constant-electric-field scaling. 
 
In reality, partly because of the unwillingness to depart from the standardized 
voltage levels of the previous generation, the power-supply voltage was seldom scaled 
in proportion to channel length. Even though constant-field scaling provides a basic 
guideline to the design of scaled MOSFETs, the requirement of reducing the voltage by 
the same factor as the device physical dimension is too hard. Moreover, there are 
several factors that scale neither with the physical dimensions nor with the operating 
voltage. The primary reason for the nonscaling effects that neither the thermal voltage 
(Vthermal = kT/q) nor the silicon band gap (Eg) changes with scaling. Because of the 
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exponential dependence of subthreshold current (see the equation (1.4)), the threshold 
voltage cannot be scaled down significantly without causing a substantial increase in the 
off-current. In fact, even if the threshold voltage is held unchanged, the off-current per 
device still increases by a factor κ (from the Cox factor) when the physical dimensions 
are scaled down by κ. Note that the SS factor remains essentially the same since SS is 
proportional to 1+Cdm/Cox (see the equation (1.5)) and both capacitances are scaled up 
by the same factor κ. In addition, the process difficulties for aggressively scaled 
MOSFETs also limit the scaling. With the practical limitations, other scaling rules have 
been proposed, including constant-voltage scaling and generalized scaling [1.4]. This 
allows the various device parameters to be adjusted independently as long as the overall 
behavior is preserved. These nonideal factors, which hinder constant-field scaling, result 
in some form of a penalty as shown in Table 1.1, especially power consumption. 
Therefore, it is important to understand how factors affect the performance of a CMOS 
LSI chip in order to obtain an optimized device structure. 
 
Table 1.1 Constant-field scaling and generalized scaling of MOSFET device and 
circuit parameters [1.4]. 
Multiplicative Factor (κ>1)
1/κ
ακ
α/κ
Long Ch.    Vel. Sat.
α
α               1
1/κ
1/κ
α
α2/κ            α/κ
1/ακ           1/κ
α3/κ2 α2/κ2
α2/κ3
κ2
α3
Generalized Scaling
1/κ
κ
1/κ
1
1
1/κ
1/κ
1
1/κ
1/κ
1/κ2
1/κ3
κ2
1
Device dimensions (tox, L, W, xj)
Doping concentration ( Na, Nd)
Voltage (V)
Electric field (E) 
Carrier velocity (v)
Depletion-layer width (Wd)
Capacitance (C=εA/t)
Inversion/layer charge density (Qt)
Current, drift (I)
Circuit delay time (τ~CV/I)
Power dissipation per circuit (P~VI)
Power/delay product per circuit (Pτ)
Circuit density (∝I/A)
Power density (P/A)
Scaling 
assumptions
Derived scaling 
behavior of 
device 
parameters
Derived scaling 
behavior of 
circuit 
parameters
Constant-
field Scaling
Device and Circuit Parameters
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1.1.3 CMOS Performance Indexes 
The need for low power devices was a major driving force behind the 
development of CMOS technologies. As a result, CMOS devices are best known for low 
power consumption due to the unique characteristic of very low standby power. This 
enables higher integration levels and makes them the technology of choice for most LSI 
applications. However, continuing aggressive scaling of MOSFETs and the resulting 
circuit density growth lead inevitably to a further increase of power consumption of 
CMOS integrated circuits recently. Therefore, for optimizing the performance, simply 
knowing that CMOS devices may use less power than equivalent devices from other 
technologies does not help much. It is necessary to understand the relationship between 
switching characteristics, integration density, and power dissipation in terms of 
MOSFET dimensions. 
 
 Switching Characteristics 
A realistic benchmarking of the switching delay for CMOS circuits is essential to 
quantify technology requirements in order to continue its historical scaling trend. In the 
research stage, it is important to establish the connection of the device-level targets with 
circuit-level performance. In 1995, M. Bohr has proposed a MOSFET speed metric as 
an approximated gate delay [1.6]. This metric assumes a transistor circuit as shown in 
Figure 1.7. This circuit can be easily imagined from Figure 1.5 (b) or (c). Transistor A 
and B are identical. The gate delay is defined as the time it takes node C to make a 
voltage swing equal to VDD. The only capacitance on node C is the gate capacitance CG 
of transistor B, which is defined as gate area times gate oxide capacitance per unit area 
(Cox). It is important to note that physical gate length LG as opposed to electrical channel 
length Leff is used to calculate CG because LG will include both channel and overlap 
capacitance. The on-state drive current ION of transistor A charges or discharges this 
capacitor. The gate delay can thus be approximated by the equation: 
ON
DDG
I
VC
τ
×
≈ .      (1.8) 
Historically, this expression (1.8) has been widely used as a benchmark of the 
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MOSFET speed [1.7]. This is because one can easily quantify the relative performance 
without fabricating a circuit. The only information needed from a MOSFET to estimate 
its CV/I gate delay is VDD, LG, ION, and Cox. The equation (1.8) can be rewritten by using 
the equation (1.3): 
α
TDD
DD
eff
effoveffα
TDD
eff
oxeff
DDGox
VV
V

mLLL
m
VV
L
WC
VWLC
τ )(
2)2(
2
)(
)(
−
+=
−
×
≈ ,  (1.9) 
where Lov is the gate overlap length and the power of α (1 < α < 2) indicates the degree 
of velocity saturation in short-channel MOSFETs. It is clear that the gate delay is 
strongly depends on the gate length. This is a reason that ION enhancement as a function 
of the gate length is often used as a metric of a MOSFET speed. Note that this gate 
delay is independent on the gate width because both CG and ION are linearly proportional 
to the gate width. 
CG
ID
0 to VDD
VDD to 0
Transistor A Node C Transistor B
 
Figure 1.7 CV/I performance metric [1.6]. 
 
However, in actual CMOS circuits, the load capacitance is not so simple. The 
difference between the geometrical dependences of each capacitance source leads to the 
gate delay estimation error. Here we discuss an effect of the gate width independent 
components. When the gate capacitance in the equation (1.8) is replaced by a lumped 
load capacitance CL, the equivalent circuit can be modified as shown in Figure 1.8. The 
load capacitance can be separated into three major components. 
1. The output capacitance Cout that results from the drain diffusion of the driving 
transistor A. 
2. The input capacitance Cin that is the gate capacitance of the transistor B being 
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driven by the transistor A, including the intrinsic and the overlap components. 
3. The wiring capacitance Cwire that results from interconnects to the gates being 
driven. 
Cwire
Transistor A Transistor B
Cout Cin
CL
 
Figure 1.8 Equivalent circuit with wiring capacitance. 
 
In general, the output of a transistor may drive more than one stage. In that case, the 
fan-out FO is 2, 3, …, which means that each inverter in the chain is driving 2, 3, … 
stages in parallel. The lumped load capacitance CL thus can be written by 
FOCCCC inwireoutL ×++= .     (1.9) 
Here Cout and Cin are linearly proportional to the gate width, while Cwire is independent 
on that. The gate delay of the equation (1.8) then can be rewritten by the equation (1.9): 
ON
DDinwireout
ON
DDL
I
VFOCCC
I
VC
τ
××++
=
×
≈
)(
      
ON
DDwire
ON
DDinout
I
VC
I
VFOCC ×
+
××+
=
)(
      
ON
DDwire
ON
DDL
I
VC
I
VWC ×
+
×
=
)(
,        (1.10) 
where CL(W) is the gate width dependent capacitance, which consists of the p-n junction 
capacitance and the gate capacitance including the intrinsic and overlap components. 
Since both CL(W) and ION are linearly proportional to the gate width, the gate width 
effect is canceled out in the first term. On the other hand, the second term depends on 
the gate width. As the gate width increases, the delay decreases. However, the reduction 
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in the delay must be traded off against the increased area (and power) when the width is 
increased. 
 
Moreover, accuracy of the CV/I metric in approximating delay time is degraded as 
device scaling progresses [1.8–1.11]. The problem of the CV/I metric is that the 
MOSFETs in a real CMOS logic gate chain usually do not operate at the bias point (VGS 
= VDS = VDD) which gives ION because an inverter is driven by output from a previous 
stage whose waveform has a finite rise or fall time associated with it as shown in Figure 
1.9. The peak current is typically 80–90% of maximum on-current ION at VG = VDS = 
VDD. The exact percentage depends on the detailed device parameters such as mobility, 
velocity saturation, short-channel effects and series resistance. In particular, the 
contribution of drain–induced barrier lowering (DIBL) due to the short-channel effects 
has been pointed out as shown in Figure 1.9 (b) [1.8–1.11]. The difference of IDS–VDS 
curves between with and without a degraded DIBL results in different bias-point 
trajectories during switching. Though ION is kept at the same level, the inverter chain 
built by devices with the degraded DIBL switches at a lower speed. To evaluate of the 
delay of a short-channel MOSFET, it is important to consider both the current level and 
the DIBL. 
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Figure 1.9 (a) Operation of a CMOS inverter in inverter chain. (b) IDS–VDS curve and 
trajectories with and without a degraded DIBL for nMOSFET [1.11]. 
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 Integration density 
Integration density means that what number of MOSFETs is fabricated on a chip. 
As shown in Figure 1.1 (a), the number has been dramatically increased in the last forty 
years thanks to MOSFET area down-scaling. Figure 1.10 shows a sample layout of a 
CMOS inverter based on lambda-based design rules [1. 15]. The lambda unit is fixed to 
half of the minimum available lithography of the technology, typically the minimum 
gate length (LG=2λ). The layout clearly shows that the source/drain active area occupies 
a large area in a MOSFET, which is determined by the source/drain length and the gate 
width. The former is limited by the feature size of the process technology used (e.g. 
contact size, space between contact and gate poly). The latter depends on the carrier 
mobility ratio between n- and pMOSFET and the current level needed. Regarding the 
integration density, the key consideration is how to obtain a high current level with a 
smaller gate width as the feature size is fixed. 
 
λ Minimum WG
3λ
VDD GND
Input
Output
Minimum LG
2λ
Metal 1
Active
Gate poly
Contact
Contact size
2λ x 2λ
*Drain length LD = Source length LS
Minimum
drain length LD*
4λ
 
Figure 1.10 Layout of a CMOS inverter based on lambda-based design rules [1. 15] 
 
 Power Consumption 
There are three major sources of power consumption in digital CMOS circuits 
which are summarized in the following equation [1.12]: 
DDleakDDscDDLclk
leakagecircuitshortswitchingconsum
VIVIVCfα
PPPP
++=
++=
−
2
    (1.11) 
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The first term represents the switching component of dynamic power, where CL is the 
load capacitance, fclk is the clock frequency, and α is the node transition activity factor 
(the average number of times the node makes a power consuming transition in one 
clock period). The second term is due to the direct-path short circuit current, Isc, which 
arises when both the n- and pMOSFET are simultaneously active, conducting current 
directly from supply to ground. Finally, the leakage component of static power is 
negligible in principle. This is one of the primary advantages of CMOS system. CMOS 
circuits do not dissipate power if they are not switching. 
 
However, the continuing MOSFET scaling and the resulting circuit density growth 
has leaded to unacceptable level of static power consumption recently. Figure 1.11 
shows the power consumption for CMOS logic circuits. As MOSFETs get smaller with 
each new process technologies, their channel lengths become shorter and the static 
power consumption increases over the dynamic power consumption. Nowadays, 
reduction of the static power consumption has become a major challenge for deep 
submicron CMOS. Total static power consumption can be obtained as 
DDGIDLgatesubthDDleakleakagestatic VIIInVInPP ×++=×== ∑ )()( ,  (1.12) 
where n is the number of transistors in the off-state, Igate is the gate tunneling current, 
and IGIDL is the gate-induced drain leakage (GIDL) current. The leakage currents can be 
divided in to three main groups: Isubth, Igate, and IGIDL. The increase of Isubth is due to the 
nonscaling effects and short-channel effects (see in Section 1.2). The increase of Igate is 
due to the aggressively scaled tox which causes exponential increase of the tunneling 
current when the tox is scaled down to less than 2 nm as shown in Figure 1.11. This gate 
leakage can be reduced by replacing the gate silicon dioxide (SiO2) by a high-κ material. 
Practically, high-κ technology has been introduced in the 45 nm process technology 
microprocessor since 2007 by Intel Corporation [1.13]. The IGIDL is caused by 
band-to-band tunneling in the gate-to-drain overlap region when a large gate-to-drain 
voltage is applied, which force the band bending to be larger than the silicon band gap. 
Lightly doped drain (LDD) structure has been studied as a solution for the GIDL [1.14, 
1.15]. Figure 1.12 shows the summary of leakage current components. Actually, the 
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off-state leakage currents become more and more problematic in a scaled MOSFET (as 
explained in detail in Section 1.2). 
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Figure 1.11 Sources of leakage current increase as the technology causes gate lengths 
to shrink. Data from ITRS [1.6] 
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Figure 1.12 (a) Leakage current components in a nMOSFET, (b) ID–VG curves with and 
without leakage currents. Isubth0 is the initial subthreshold current, while ∆Isubth is the 
added current due to the short-channel effects. 
 
In this section, we discussed the basic MOSFET operation, the scaling method, 
and the CMOS performance indexes. CMOS LSI has been developed owing to the 
diminishing size of MOSFET. Especially, the impact of the gate length and width on 
CMOS performances was discussed in the latter half. To improve the whole 
performance, we have to consider the switching characteristics, the integration density, 
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and the power dissipation at a same time. The diminishing gate length contributes the 
gate delay reduction, while causes the power dissipation increase due to the 
short-channel effects. On the other hand, the diminishing gate width can reduce device 
area leading to a higher integration density, while causing the gate delay increase if the 
gate width independent capacitances are not negligible. To make the most of the 
geometrical effects, the key issues will be summarized to the following two points: 
1. How can we suppress the short-channel effects? 
2. How can we increase the effective gate width in a given layout area? 
In the next section, we will discuss the short-channel effects in detail. 
 
1.2 SRORT-CHANNEL MOSFET 
Short-channel MOSFETs differ in many important aspects from long-channel 
devices. This section covers the features of short-channel devices that especially are 
important for current MOSFETs. 
 
1.2.1 Short-Channel Effects 
The key difference between a short-channel and a long-channel MOSFET is that 
the field pattern in the depletion region of a short-channel MOSFET is two-dimensional. 
In other words, the gradual–channel approximation breaks down for short-channel 
devices. The two-dimensional field pattern arises from the proximity of the source and 
drain regions. The source–drain distance is comparable to the MOS depletion width in 
the vertical direction, and the source–drain potential has a strong effect on the band 
bending over a significant portion of the device. This phenomenon will cause the device 
parameter changes which can be summarized as follows: (1) VT roll-off, (2) 
subthreshold swing degradation, and (3) DIBL degradation. 
 
 Threshold voltage roll-off 
One way to describe it is to consider the net charge (ionized accepters or donors) 
in the depletion region of the device. The field lines terminating on these fixed charges 
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originate either from the gate or from the source and drain. This is referred to as the 
charge-sharing model as shown in Figure 1.13 [1.4]. At a low drain voltage, only the 
field lines terminating on the depletion charges within the trapezoidal region are 
assumed to originate from the gate. The rest of the field lines originate either from the 
source or from the drain. Total charge with in the trapezoidal region, 
2/)'(' LLWQ dmB +×∝ , is proportionally less than the total gate depletion charge, 
LWQ dmB ×∝ , in the long-channel case. As a result, it takes a lower gate voltage to 
reach the threshold condition of a short-channel device, 
ox
B
BfbT WLC
Q
ψVV '2 ++= ,    (1.13) 
Where Wdm is the maximum depletion-layer depth, Vfb is the flat-band voltage, and ψB is 
the difference between Fermi level and intrinsic level. Note that the horizontal 
depletion-layer widths yS and yD, are smaller than the vertical depletion-layer widths WS, 
and WD, respectively, because the transverse field strongly influences the potential 
distribution at the surface. Even though a simple, analytical expression for the threshold 
voltage can be obtained from the charge-sharing model, the division of depletion charge 
between the gate and the source and drain is somewhere arbitrary. 
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Figure 1.13 Schematic diagram of the chare-sharing model. The dashed lines indicate 
the boundary of the gate and source–drain depletion regions. The arrows represent 
electric field lines that originate from a positive charge and terminate on a negative 
charge. The dotted lines partition the depletion charge and form the two sides of the 
trapezoid. 
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The voltage-doing transformation (VDT) has been proposed to replace the 
influence of the lateral drain–source field by an equivalent reduction in the channel 
doping concentration [1.17, 1.18]. On the basis of this model, the threshold voltage 
roll-off can be written as follows: 
D
ox
s
T EI
ε
εVSCE Φ64.0|| ×=≡    (1.14) 
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is the Electrostatic Integrity for planar bulk MOSFET, εs is the semiconductor 
permittivity, and εox is the oxide permittivity. The VDT was proven to be successful in 
describing the VT roll-off for all CMOS technologies from CMOS 1.2 µm down to 
CMOS 65 nm based on a comparison to numerical simulations and experimental data. 
 
 Subthreshold swing degradation 
The physics of the short-channel effect can be understand from a different angle 
by considering the potential barrier at the surface between the source and drain, as 
shown in Figure 1.14. Under off conditions, this potential barrier prevents electron 
current from flowing to the drain. The surface potential is mainly controlled by the gate 
voltage. When the gate voltage is below the threshold voltage, there are only a limited 
number of electrons injected from the source over the barrier and collected by the drain 
(subthreshold current). In the long-channel case, the potential barrier is flat over most 
part of the channel. Source and drain fields only affect the very ends of the channel. As 
the channel length is shortened, however, the source and drain fields penetrate deeply 
into the middle of the channel, which lowers the potential barrier between the source 
and drain as shown Figure 1.14 (b). The region of maximum potential barrier shrinks to 
a single point near the center of the channel. This causes a substantial increase of the 
subthreshold current. 
Here the equation 1.5 for the subthreshold swing for long-channel devices, which 
comes from the direct derivation of the drain current expression, can be rewritten as a 
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function of the surface potential ψS,  






∂
∂
+⋅=





∂
∂
⋅=
s
B
oxs
G
ψ
Q
Cq
kT
ψ
V
q
kTSS 11)10ln()10ln(.. ,  (1.16) 
It is clear that the potential barrier lowering in short-channel device will have an impact 
on subthreshold swing. On the basis of the VDT model, the subthreshold swing 
behavior with the gate length can be rewritten as follows [1.18]: 
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Figure 1.15 shows the subthreshold swing calculated by using the MASTAR MOSFET 
modeling software based on the VDT model [1.19]. It is clear that the subthreshold 
swing increases as decreasing the gate length. 
Source Drain Source Drain Source
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Long channel Short channel Short channel
DIBL
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Figure 1.14 Surface potential lowering due to the short-channel effects: (a) a 
long-channel MOSFET, (b) a short-channel MOSFET at low drain bias, (c) a 
short-channel MOSFET at high drain bias. 
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Figure 1.15 Subthreshold swing calculated by using MASTAR MOSFET modeling 
software [1.19]: Na=1018cm-3, xj=30 nm, tox= 1.3 nm, VDD= 1.2 V, W=1µm. 
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 Drain-induced barrier lowering 
When a high drain voltage is applied to a short-channel device, the barrier height 
is lowered even more, and the point of maximum barrier also shifts toward the source 
end as shown in Figure 1.14 (c). The lowering of the source barrier causes an injection 
of extra carriers, thereby increasing the current substantially. As a result, the threshold 
voltage decreases. This effect is referred to as drain-induced barrier lowering (DIBL). 
On the basis of the VDT model, the DIBL behavior can be rewritten as follows [1.18]: 
DS
ox
s VEI
ε
εDIBL ×= 80.0 .    (1.18) 
Figure 1.15 shows the DIBL calculated by using MASTAR MOSFET modeling 
software based on the VDT model [1.19]. The DIBL increases in short-channel 
MOSFET as well as the subthreshold swing. 
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Figure 1.16 DIBL calculated by using MASTAR MOSFET modeling software [1.19]: 
Na=1018cm-3, xj=30 nm, tox= 1.3 nm, VDD= 1.2 V, W=1µm. 
 
Consequently, the threshold voltage for a short-channel device can be rewritten as 
follows: 
DIBLSCEVV TlongT −−= ,   (1.19) 
where VTlong is the threshold voltage in a long-channel device. Figure 1.17 shows the 
threshold roll-off calculated by using MASTAR MOSFET modeling software based on 
the VDT model [1.19]. 
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Figure 1.17 VT roll-off calculated by using MASTAR MOSFET modeling software 
[1.19]: Na=1018cm-3, xj=30 nm, tox= 1.3 nm, VDD= 1.2 V, W=1µm. 
 
Here, we should reconsider the static power consumption in short-channel CMOS logic 
gates. The increase of off-state current is the sum of these short-channel effects as 
shown in Figure 1.18. The subthreshold current for a short-channel device can be 
rewritten as follows [1.18]: 
SSDIBLSCEVILogILog TlongTrsubth /)()()( −−−= ,     (1.20) 
where ITr is the transistor current corresponding to the threshold voltage. With gate 
length and threshold voltage scaled down the subthreshold leakage current increases 
exponentially. In order to suppress the increase, it is clear that we have to avoid 
increasing the three factors: SCE, DIBL, and SS. Now, we can easily understand which 
physical parameters are important from the equations 1.14, 1.15, 1.17, and 1.18; tox/Leff, 
xj/Leff, and Wdm/Leff. Thinning of gate oxide was one of the easiest solutions 
technologically. Until now, aggressive scaling of the gate oxide (SiO2) thickness thus 
has continued. However, this resulted in rapid increase of the tunneling current when 
the gate oxide thickness is scaled down to less than 2 nm as shown in Figure 1.11. This 
gate leakage can be reduced by replacing gate silicon dioxide (SiO2) by a high-κ 
material. To form shallow junctions, the use of Silicon-On-Insulator (SOI) wafer is one 
of the most effective solutions. The source/drain junction depth in SOI thin body device 
is terminated by the buried oxide. Moreover, the thin body thickness can limit the 
maximum depletion-layer depth. These devices will be discussed in section 1.4. 
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Figure 1.18 Off-current increase due to the short-channel effects. 
 
1.2.2 Source/Drain Series Resistance in Short-Channel MOSFET 
In the discussion of MOSFET current thus far, it was assumed that the source and 
drain regions were perfectly conducting. In reality, as the current flows from the channel 
to the terminal contact, there is a voltage drop in the source and drain regions due to the 
finite silicon receptivity and metal contact resistance as shown in Figure 1.19.  
IDS
RDRS
VDS
VG
V’DS
V’G
 
Figure 1.19 Equivalent circuit of MOSFET with source and drain resistance [1.4]. 
 
In a long-channel device, the source–drain parasitic resistance is negligible compared 
with the channel resistance. In a short channel device, however, the source–drain series 
resistance can be an appreciable fraction of the channel resistance and can therefore 
cause significant current degradation. The most severe current degradation by series 
resistance occurs in the linear region (Low VDS) when the gate voltage is high because 
the MOSFET channel resistance is the lowest under such bias conditions. The MOSFET 
current in the saturation region is least affected by the resistance degradation of 
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source–drain voltage, IDS is essentially independent of VDS in saturation. The saturation 
current is only affected through gate–source voltage degradation by voltage drop 
between the source contact and the source end of the channel [1.4]: 
DSSGG IRVV −=' .      (1.21) 
In aggressively scaled MOSFETs, however, the saturation current degradation becomes 
more and more problematic. Figures 1.20 and 1.21 show the on-current degradations 
due to the source/drain series resistance. This degradation implies that further 
improvements in ION by shortening the gate length cannot be expected when the channel 
resistance becomes comparable to the source and drain resistance. Nowadays, the 
source/drain series resistance is a major concern for the MOSFET scaling. Shallow 
junctions in the source/drain regions are needed to minimize the short-channel effects as 
discussed in subsection 1.2.1. ITRS predicts that source/drain extension junction depth 
below sub-50 nm CMOS will be scaled further down around 10 nm to maintain 
acceptable short channel performance, but this may lead to a high series resistance 
problem [1.7, 1.20]. In other words, further down-scaling without improvement of ION is 
meaningless even if short-channel effects are completely suppressed by introducing 
shallow junction technologies (e.g. source/drain extension, SOI wafer, etc.). It is 
important to design MOSFET structure effective in suppression of both short-channel 
effects and source/drain resistance. 
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Figure 1.20 On-currents as a function of source/drain series resistance. All plots are 
calculated by using MASTAR MOSFET modeling software [1.19]: Na=1018cm-3, tox= 1.3 
nm, VDD= 1.2 V, LG=50 nm, W=1µm. 
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Figure 1.21 On-current lowering ratio of RSD= 500 Ω.µm to 100 Ω.µm as a function of 
gate length. All plots are calculated by using MASTAR MOSFET modeling software 
[1.19]: Na=1018cm-3, tox= 1.3 nm, VDD= 1.2 V, W=1µm. 
 
1.2.3 Carrier Transport Mechanisms in Short-Channel MOSFET 
In short channel devices, the short-channel effects become problematic. On the 
other hand, carrier transport also has gate length dependence. Precise understanding of 
correlation between low-lateral-field mobility and high-lateral field velocity, which is 
more directly related to on-current, is important. In analyzing the carrier transport 
mechanisms depending on the gate length, we go back to the general equation of the 
saturation current. We start with the generalized form 
s
source
INVON υWqNI ⋅≈     (1.22) 
where q is the elemental charge, NINVsource is the inversion charge density near the source 
edge, and υs is the average carrier velocity near the source edge [1.21]. While qNINV is 
simply determined by the maximum value at the source as Cox(VG–VT), the 
determination mechanism of υs is dependent on the gate length. So the only critical 
parameter is υs. Figure 1.22 shows the schematic diagrams of carrier transport models to 
determine ION. In long-channel MOSFETs, the carrier mobility µ is the solely important 
factor in determining the velocity υ. The υ–µ relationship is given by υ = µ *Elateral, 
where Elateral is the lateral electric field, as shown in Figure 1.23. However, the linear 
υ–µ relationship breaks down when the gate length becomes shorter. As the lateral 
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electric field is increased, the average carrier velocity and the average carrier energy 
increase as well. When the carrier energy increases beyond the optical phonon energy, 
the probability of emitting an optical phonon increases abruptly. This mechanism causes 
the carrier velocity to saturate with increasing electric field as shown in Figure 1.24 
[1.22, 1.23]. As velocity saturation phenomenon begins to occur, µ dependence of v 
becomes weaker. As far as carrier scattering events in the channels sufficiently occur 
and the stationary transport dominate the carrier transport, the carrier transport model as 
shown in Figure 1.22 (a) basically holds even under the existence of velocity saturation. 
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Figure 1.22 Schematic diagrams of carrier transport models to determine ION. (a) 
Conventional transport model. (b) Quasi-ballistic transport model. (c) Full-ballistic 
transport model [1.24, 1.25]. 
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Figure 1.23 Channel potential profiles under conditions of carrier mobility µ and 
velocity v. (a) Linear region. (b) Saturation region. 
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Figure 1.24 Velocity–field relationship for electrons (n=2) and holes (n=1) by the 
empirical form inserted [1.22]. The critical field Ec = vsat/µ. 
 
As the channel length becomes shorter, nonstationary transport becomes more 
dominant, where sufficient numbers of scattering events do not occur inside the 
channels. This situation, as shown in Figure 1.22 (b), has been formulated as 
quasi-ballistic transport by Lundstrom et al. [1.21]: 
r
r
υqNI inj
source
INVON +
−
⋅⋅=
1
1
,
   (1.23) 
where υinj is the injection velocity at the top of the barrier near the source edge, and r is 
the backscattering rate near-source region. The fraction r of the carriers are scattered 
back to the source, as shown in Figure 1.22 (b). Hence the effective velocity of carriers 
at the barrier, called virtual source velocity, is determined by this fraction. Lundstrom’s 
theory uses assumption that only scattering events that take place in the vicinity of the 
virtual source are responsible for backscattering of carriers to the source. Once a carrier 
passes the point where the potential has dropped by kT/q from the barrier top, the 
probability of return to the source is negligible. Hence, the r depends on the ration 
between the backscattering mean free path of carriers, λ, and the distance over which 
the potential drops by the thermal voltage, the so-called critical length of scattering, l: 
λl
l
r
+
=
.    (1.24) 
The notion of mobility in short-channel devices, where the scattering mean free path is 
comparable to the channel length, is subject of controversy. However, a 
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phenomenological mobility can always be extracted at low VDS. Assuming that the 
mobility is constant across the channel and that the carriers at the top of the barrier are 
in a near-equilibrium condition, Rahman related this mobility to the backscattering 
mean free path by matching the low VDS drift-diffusion equation with the MOSFET 
scattering model [1.22]: 
)(
)(2
1
0
F
F
θ η
η
q
kT
υ

λ
−
ℑ
ℑ






= ,    (1.25) 
where vθ is the ballistic velocity of carriers which in the non-degenerate limit is equal to 
the thermal velocity, ηF=(EF-ε)/kT is the reduced Fermi energy, ε is the minimum band 
energy, and nℑ  is the Fermi integral of the nth order. This equation (1.25) means that 
in order for the ballistic efficiency to increase, the low-field mobility should be 
increased. Since r is related to , the enhancement of mobility can be still important in 
increasing ION under quasi-ballistic transport regime. 
Furthermore, when channel length becomes much shorter, probably down to less 
than 10 nm in Si MOSFETs, and no carrier-scattering events occur inside the channel, 
the carrier transport is dominated by full ballistic transport, as shown in Figure 1.22(c). 
Here, ION in MOSFETs under this ballistic transport, which have also been formulated 
by Natori [1.24], is simply represented by 
inj
source
sON υqNI ⋅= .    (1.26) 
Thus the enhancement of υinj is necessary to increase ION of ballistic MOSFETs, while 
the carrier mobility loses its meaning. 
Recently, the v–LG relationships have been experimentally investigated in order to 
clarify the effectiveness of µ enhancement to improve ION [1.27]. Figure 1.25 shows the 
experimental results of LG dependence of velocity. It was found the velocity is not 
completely saturated even below LG = 50 nm and still increases with a slope of LG-0.45. 
This can be attributed to the velocity overshoot phenomenon near the source edge due to 
contribution of quasi-ballistic carriers. Note that the mobility enhancement is still 
effective at LG = 30 nm. 
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Figure 1.25 LG dependence of velocity with µ as parameter [1.27]. 
 
In this section, we discussed several effects in short-channel MOSFETs. To 
suppress the off leakage current caused by the short channel effects, the minimization of 
tox, xj, and Wdm is effective. However, the shallow junction leads to ION degradation due 
to the high source/drain series resistance. To avoid this trade-off, it is important to 
design MOSFET structure effective in suppression of both short-channel effects and 
source/drain resistance. Moreover, although µ dependence of v becomes weaker in 
short-channel MOSFETs, the µ enhancement can be still important in increasing ION 
under quasi-ballistic transport regime. 
 
1.3 KEY TECHNOLOGIES TO IMPROVE MOSFET 
PERFORMANCE 
This section introduces some solutions and challenges to continue the scaling, 
which is the purpose of this thesis. First, we consider a leading edge of CMOS 
technology. Figure 1.26 shows cross section of n- and pMOSFETs for 32 nm technology 
fabricated by Intel Corporation in 2009 [1.28]. The key device features are summarized 
in Table 1.2. The foundation of the 32 nm process technology is the second generation 
high-κ/metal gate MOSFET to suppress the short-channel effects without increasing 
gate leakage. The equivalent oxide thickness (EOT) of the high-κ dielectric has been 
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reduced from 1.0 nm on 45 nm to 0.9 nm on the 32 nm process while gate length has 
been reduced to 30 nm. Using a replacement metal gate flow, that is a gate-last process, 
enables stress enhancement techniques to be in place before removing the poly gate 
from the transistor. This 32 nm technology also uses 4th generation SiGe strained silicon 
for pMOSFET resulting in linear drive current exceeding nMOSFET. Moreover, the 
raised S/D regions and 2nd generation trench contacts technologies enables reduced S/D 
access resistance. 

 
Figure 1.26 Cross section of Intel’s NMOS and PMOS with 4th generation strained 
silicon, 2nd generation high-κ/metal gate, and raised S/D regions for 32 nm technology 
[1.28]. 
Table 1.2 Key device features of Intel 32 nm logic technology [1.28]. 
 2nd generation trench contacts
 Reduced contact resistance
 Used as local interconnects
 Raised NMOS S/D region
 Improved external resistance
 4th generation SiGe strained silicon PMOS 
device
 Increased Ge concentration
 Closer proximity to channel for enhanced mobility
 2nd generation high-κ/metal gate
 0.9 nm EOT
 Replacement metal gate approach
- Enables stress enhancement techniques
 Replacement high-k approach
- Improved performance
 30 nm gate length with 112.5 nm contacted 
gate pitch
0.2400.231
IDlin [mA/mm]
VGS=1.0V
VDS=0.05V
~200~200DIBL [mV/V]
~100
0.115
100
1.62
0.9
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SS [mV/dec]
VTsat [V]
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These technologies are introduced along with the performance enhancement 
strategies mentioned above. Note that most of these technologies are needed due to the 
short-channel effects. For a given short channel characteristic and constant IOFF, the gate 
length scaling increases the threshold voltage which degrades the transistor drive 
current. The improvement in drive current owing to the shorter gate length is offset by 
the reduction in overdrive voltage (VG-VT). Therefore, mobility enhancement becomes a 
key engineering factor with minimal impact on the leakage. Moreover, suppression of 
the short-channel effects demands rapid development of high-κ/metal gate technology 
to minimize EOT and the raised S/D technology to obtain low S/D resistance with 
shallow junction as well as several channel doping technologies. In addition, increasing 
the impurity concentration in the channel region is also necessary to suppress the 
short-channel effects. However, this causes a degradation of the carrier mobility due to 
impurity scattering, which result in obstruction to increase the drive current [1.29]. 
Moreover, random dopant fluctuation in such short channel results in variation of the 
threshold voltage [1.30]. To continuously improve CMOS performance, comprehensive 
reforms of the CMOS scaling strategy will be required to achieve high immunity against 
short-channel effects. 
 
1.3.1 Gate-All-Around Silicon Nanowire MOSFET 
Fully-depleted (FD) silicon-on-insulator (SOI) MOSFETs are considered as 
possible successors for bulk MOSFETs because their thin body dimensions provide 
geometric electrostatic confinement for controlling short-channel effects as well as less 
stringent requirements of EOT scaling over conventional bulk Si. Figure 1.27 shows a 
typical planar FDSOI MOSFET structure. The thin layer of silicon is separated from 
buried oxide (BOX) film, thus electrically isolating the devices from the underlying 
silicon substrate. In this structure, the source and drain junction capacitances are almost 
entirely eliminated. Here FD structure means that the silicon body film is thin enough 
that the entire film is depleted before the threshold condition is reached. An important 
merit of SOI technology is that it provides the cornerstone for new FD device structures 
such as multi-gate MOSFETs, which includes more than one gate into a single device as 
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shown in Figure 1.28 [1.32]. 
Source Drain
Gate
Buried oxide (BOX)
Si body
Si substrate
 
Figure 1.27 Cross-section of a planar FDSOI MOSFET. 
 
 
Figure 1.28 Various SOI device: (a) Single gate SOI FET, (b) double gate planar SOI 
FET, (c) double gate non-planar FinFET, (d) tri-gate FET, (e) quadruple-gate (or 
gate-all-around) FET, and gate-all-around (or surrounding gate) FET (nanowire FET). 
 
Figure 1.29 displays the electric field lines from the drain in different MOSFET 
structures. More is the penetration of field lines from the drain towards the source, 
greater is the interference of the drain against the function of the gate. The conventional 
MOSFET geometry, shown in Figure 1.29 (a), can hardly be scaled down because of 
strong permeation of the field lines towards the source. The behavior of FDSOI 
structure of Figure 1.29 (b) is not encouraging (until the buried oxide is very thin) 
because the buried oxide does not terminate the drain field lines. Only in the 
double-gate (DG) MOSFET structure shown in Figure 1.29 (c), the field lines are not 
able to reach near the source [1.31]. Hence the effect of the drain field on the channel is 
minimized providing far superior scalability. 
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Figure 1.29 Illustration of electric field liens from drain of different device types: (a) 
bulk, (b) FD SOI, and (c) double gate (DG). 
 
Yan et al. proposed a unique scaling theory for double-gate SOI MOSFETs as a 
design guideline [1.33]. According to their theory, the device should be designed 
maintaining 
λ
L
α
eff
2
=  ,    (1.27) 
where λ is the so-called natural length which governs the influence of lateral field on 
the channel potential and depends on device geometry and boundary conditions. This 
natural length is an easy guide for choosing device structure and parameters, and has 
simple physical meaning that a small natural length corresponds to superb short channel 
effect immunity. Table 1.3 shows the natural length for different gate configurations 
[1.32]. Here a small α gives degraded short-channel effect immunity. For instance, to 
achieve SS < 75 mV/decade and DIBL < 50 mV/V, α needs to be larger than 2.2 for all 
devices when the gate oxide is 2 nm and the channel doping concentration is 1x1018cm-3 
[1.34]. Figure 1.30 shows the maximum allowed silicon film thickness (and device 
width in a four-gate device with W = tsi) to avoid short-channel effects [1.35]. As a 
consequence, gate-all-around (GAA) silicon nanowire MOSFETs (SNWTs) have the 
best short-channel effect immunity among all the FDSOI architectures for the same 
body dimensions. The experimental data reported by Bangsaruntip et al. also shows 
better short-channel immunity for GAA SNWTs than that of FDSOI by as shown in 
Figure 1.31 [1.36]. 
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Table 1.3 Natural length in devices with different geometries [1.32]. 
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Figure 1.30 Maximum allowed Si thickness and device width vs. gate length to avoid 
short-channel effects in single-, double- and quadruple-gate SOI MOSFETs [1.35]. 
 
Figure 1.31 Comparison of DIBL of elliptical GAA SNWTs (width W = 6.8 nm and 
height H = 9.5 nm) and single-gate ETSOI FETs (SOI thickness tsi = 8 nm) with similar 
body dimensions. [1.36]. 
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1.3.2 Vertically-Stacked Channel MOSFET 
In a GAA SNWT, the current drive is essentially equal to the sum of the currents 
flowing along all the interfaces covered by the gate electrode [1.32]. To drive large 
currents, multi-finger pattern are needed as shown in Figure 1.32. When an ideal current 
transport (without corner effect, volume inversion effect, and so on) are considered in 
rectangular GAA SNWT, the current level depends on the width WNW and height HNW, 
of a nanowire, the top and bottom surface mobility µtop, the side surface mobility µside, 
and the number of the nanowires for given layout area. The on-current in GAA SNWT 
with multi-finger are given by 
m
VV
L
C
HWnI
α
TDD
eff
ox
sideNWtopNW
nanowire
ON 2
)()22( −+×= ,  (1.28) 
where n is the number of the nanowires and the power of α (1 < α < 2) indicates the 
degree of velocity saturation in short-channel MOSFETs. Considering a nanowire pitch 
Wpitch, the current per unit device width is given by 
pitchtop
sideNWtopNW
planar
ON
pitch
nanowire
ON
W
HW
W
I
W
I 22 +
⋅= ,    (1.29) 
where IONplanar is the current in the single-gate, planar MOSFET occupying the same 
area as the multi-finger device as shown in Figure 1.32. 
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Figure 1.32 MOSFET layout; (a) planar MOSFET, (b) GAA SNWT with multi-finger, 
and (c) cross-section of GAA SNWT. 
 
To evaluate the benefit of the multi finger layout, the current of GAA SNWT per 
layout surface normalized to planar MOSFET are calculated with several dimensions. 
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Here we assume the nanowire direction of <110>, the top surface orientation of (100), 
and the sidewall surface orientation of (110). The values of the electron mobility for 
(100) and (110) used thus are 300 cm2/Vs and 150 cm2/Vs, respectively. Figure 1.33 
shows its nanowire pitch dependence. The nanowire width WNW is equal to a half of the 
pitch width. Because of that, the currents of GAA SNWT approach to the planar one as 
increase the pitch. If the cross section of the nanowire is square (WNW = HNW), the 
current is independent on the pitch, and we have IONnanowire = 1.5x IONplanar. In actual case, 
since each nanowires are wrapped by the gate dielectrics and the space between them 
must be filled by gate metal, the space between nanowires Wspace may need at least 15 
nm. In that case, the diminishing cross-section to obtain the better short-channel effect 
immunity is traded off against the current density gain. When the space is equal to 15 
nm, there is no gain of the current density for GAA SNWT with WNW = 5 nm and HNW = 
10 nm to the planar one, for instance. 
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Figure 1.33 Normalized current of a rectangular GAA n-SNWT as a function of 
multi-finger pitch width. WNW=Wpitch/2. The top interface mobility is 300 cm2/Vs and 
sidewall mobility is 150 cm2/Vs. 
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Figure 1.34 Normalized current of a rectangular GAA SNWT as a function of space 
between nanowires. HNW=10 nm. The top interface mobility is 300 cm2/Vs and sidewall 
mobility is 150 cm2/Vs. 
 
To obtain larger current density per a given layout with a high immunity against 
the short-channel effects, the vertical integration of nanowires is effective as shown in 
Figure 1.35. In this structure, the current density can be proportionally increased to the 
stacking level (three levels in the case of Figure 1.35) without the layout surface area 
penalty as seen in Figure 1.36. This structure enables to achieve both a high integration 
density and low power dissipation. Note that since this current increment is due to the 
effective surface enlargement, the intrinsic gate delay cannot be directly reduced as 
discussed in Subsection 1.13. The propagation delay, however, can be improved as the 
interconnect capacitance becomes larger [1.37]. The suppressed short channel effects 
are also effective to reach the ideal switching trajectory. 
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Figure 1.35 Structure of vertically-stacked GAA SNWT(a) and its cross-section (b) 
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Figure 1.36 Normalized current of a rectangular GAA SNWT as a function of staking 
level of nanowires. HNW=10 nm. Wspace=30 nm. The top interface mobility is 300 cm2/Vs 
and sidewall mobility is 150 cm2/Vs. 
 
1.4 PURPOSE AND CONTENTS OF THIS STUDY 
The operation speed and integration density of a microprocessor chip have 
doubled every two or three years in line with Moore’s law. For each generation, in order 
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to achieve the target performance, prospective problems were analyzed in detail and 
solved by introducing new technologies. Looking back at the history, it seems that many 
problems result from the short-channel effects. Now we are faced with the critical issue 
of power dissipation due to subthreshold leakage. This power dissipation, which 
surpasses dynamic power consumption, can no longer be ignored. Therefore 
comprehensive reform of the CMOS scaling strategies is required to continuously 
improve speed, integration density, and power dissipation of LSI all at the same time. 
The purpose of this thesis thus is to characterize vertically-stacked GAA SNWT as 
one of the most promising MOSFETs for future CMOS circuits. The superior immunity 
to short-channel effects and the high integration density can be straightforwardly 
expected from this structure. However, the body dimensions must be considered with 
drive current enhancement. In addition, it is possible that the thick source/drain regions 
of the vertically-stacked channel MOSFET need special treatments in the fabrication 
process to obtain low access resistance. As other critical issue in this type of three 
dimensional devices, body bias techniques are not available for power management of 
digital circuits. Thus the studies are classified into three issues: 
 How do we achieve low access resistance with uniform doping profile in the thick 
source/drain regions? 
 How are the carrier transport properties of vertically-stacked nanowire channels? 
 How can we realize the controllability and flexibility of the threshold voltage? 
 
Figure 1.37 shows the outline of this thesis. First, the basic device fabrication 
process of vertically-stacked channel structure is presented and specific technological 
issues are evidenced in Chapter 2. Next, the electrical characterization methods are 
described in detail in Chapter 3. Chapter 4 covers the studies source/drain resistance 
reduction technique for thick source/drain regions in vertically-stacked channel devices. 
Chapter 5 covers the carrier transport properties of vertically-stacked GAA SNWTs in 
detail, especially the dimension effects and the impacts on the fabrication process. 
Chapter 6 covers the studies of the threshold voltage tuning technique by the 
independently separated gates. The studies referred to in each chapter were done in 
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order to achieve CMOSFET with high performance, high integration density, and low 
power dissipation for future generation. Details are as follows. 
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Figure 1.37 Outline of each chapter in this thesis. 
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a) Source/drain doping techniques for vertically-stacked channel structure (Chapter 
4) 
The reduction of parasitic access resistances serially connected at source and 
drain region of MOSFETS are one of the challenging technology to meet the 
performance required in the roadmap as discussed in Chapter 1. The voltage drops at 
the resistances reduces the applied voltages at the drain and gate electrodes in the 
transistors, resulting in the decrease in the overdrive voltage to lower the on-current. 
These resistances also cause degradation in the time constant, commonly refereed as 
RC delay, to lower the switching speed. Therefore, as the channel resistance reduces 
with the scaling in the gate length, the parasitic series resistance should be further 
reduced not to increase its proportion in the total resistance at on-state. In addition, 
the vertically-stacked channel structure suffers from the uniformity of the doping 
profile due to the thick source/drain regions. 
In Chapter 4, a novel process to decrease the resistivity of the source and drain 
regions is presented using in situ doped selective epitaxial growth in combination 
with conventional ion-implantation as a novel process for source and drain 
formation. The effect of source and drain formation process on the series resistance 
and carrier mobility will be discussed through electrical characteristics. 
 
b) Carrier transport properties of vertically-stacked nanowire MOSFETs (Chapter 5) 
Recently, short channel GAA SNWTs have been successfully fabricated with 
diameter of less than 10 nm using several top-down CMOS compatible processes 
[1.38–1.40]; they showed excellent short-channel effects immunity. On the other 
hand, transport property degradation in SNWTs was also reported by several groups 
[1.41–1.43]. However, the mobility behavior when the width is reduced has been 
remained unclear. Carrier transport in nanowire is commonly discussed in terms of 
two main mechanisms; one is one-dimension transport model, and the other is a 
facet-dominated transport model. The former can be adapted to sub-10 nm diameter, 
and the latter to more than 20 nm one. In the range of between them, the mixed 
transport properties are expected. The range of between them is production-friendly, 
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provided that the short-channel effects under aggressively scaled gate length are 
suppressed, while carrier transport model becomes complicate due to the mixed 
properties. 
In Chapter 5, carrier transport limiting components for vertically-stacked GAA 
SNWTs will be discussed in detail to obtain better performance with suppressing 
short channel effects. 
 
c) Threshold voltage control of vertically-stacked nanowire MOSFETs (Chapter 6) 
Another issue for the vertically-stacked SNWTs is how to control the threshold 
voltage. For various CMOS applications and power management, it is important to 
achieve controllable and flexible threshold voltage in a transistor. As one of the 
possible techniques for three-dimensional devices, separated-gate structures have 
been proposed [1.44, 1.45]. In Chapter 5, the possibility of the flexible threshold 
voltage for vertically-stacked GAA SNWTs with separated gate will be discussed. 
 
Finally, in Chapter 7, the results obtained in these studies are summarized and 
conclusions are presented. The perspective of vertically-stacked GAA SNWTs for 
future LSI applications is described. 
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CHAPTER 2 
VERTICALLY- STACKED CHANNEL MOSFETS 
FABRICATION 
 
 
 
 
 
 
Vertically-stacked channel structure has been derived from Silicon-On-Nothing 
Technology and Gate-All-Around concepts. The use of sacrificial SiGe layers enables 
silicon channel to be piled up. In this chapter, the fabrication process will be described. 
Vertically-stacked channels with uniformly-deposited high-κ/metal gate will be 
demonstrated. 
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2.1 SILICON-ON-NOTHING TECHNOLOGY 
Silicon-On-Nothing (SON) architecture have been proposed allowing extremely 
thin buried oxides and Silicon films to be fabricated and thereby better resisting to 
short-channel effects [2.1–2.3]. The process is based on the use of a sacrificial SiGe 
layer that is selectively removed versus the silicon as shown in Fig. 2.1. The tunnel 
under the silicon film is then filled with the oxide. Silicon film and buried oxide are 
defined by epitaxy that opens access to extremely thin and high crystalline quality films. 
Extensions are physically limited by the silicon film thickness preserving a good control 
of shorts channel effects. In the same time, source and drain remain in continuity with 
the substrate, limiting self-heating and lowering RSD. The use of thin buried oxide 
allows the control of the fringing field. Moreover, this architecture is co-integrable with 
bulk one, aspecific gate work-function is provided for bulk and thin films [2.3]. 
Bulk Si
(a) (b) (c)
(d) (e)
Si
SiGe
S/D extensions Tunnel by
lateral etching
of SiGe
Oxide
Si film
S D
G
 
Figure 2.1 Fabrication process of the SON MOSFET: (a) epitaxy of SiGe and Si layers 
on isolated bulk wafer; (b) conventional CMOS process steps until formation of the 
nitride spacers; (c) formation of the shallow trenches in the S/D regions and formation 
of the tunnel under the Si film; (d) filling the tunnel with oxide (optional step); (e) 
selective epitaxy of S/D regions, implantation and RTA. 
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Vertically-stacked channel structure has been derived from SON and GAA 
concepts. The use of sacrificial SiGe layers enables silicon channel to be piled up. In 
this study, two types of stacked channel MOSFETs were fabricated; one is 
multi-channel MOSFET (MCFET), another is vertically-stacked silicon nanowire 
MOSFET (vertically-stacked SNWT). 
 
2.2 KEY STEPS 
In the processes of two type of vertically-stacked channel MOSFETs, the 
following technologies were commonly used as key technologies. 
 
2.2.1 SiGe Epitaxy and Etching 
 Si0.8Ge0.2/Si superlattice epitaxial growth 
Si0.8Ge0.2/Si epitaxial growth is processed in the Epi Centura Reduced-Pressure 
Chemical Vapor Deposition (RP-CVD) industrial cluster tool [2.4]. The Si layers are 
grown at 700°C and the SiGe ones at 650°C. Such a low growth temperature enables to 
grow quite thick layers without any elastic relaxation of the strain through the formation 
of surface undulations [2.1]. Pure dichlorosilane (SiH2Cl2) is used as the source of Si 
and germane (GeH4) diluted at 2% in H2 as the source of Ge. The number of vertically 
aligned channels is determined by that of the grown SiGe/Si layers and is practically 
limited by the possible superlattice relaxation due to the compressively strained SiGe 
layers. Figure 2.2 shows the grown Si / Si0.8Ge0.2 superlattice on SOI. Highly regular 
and defect free superlattices are obtained. 
 
Figure 2.2 (Si/SiGe) x n superlattice on SOI used to pre-define the channel thickness. 
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 Anisotropic plasma etching of Si0.8Ge0.2/Si superlattice 
A hybrid lithography with Deep UV (248nm wavelength) (equipment: ASM 300) 
and ebeam (equipment: LEICA VB6HR) was used to define the initial photo-resist 
patterns. The whole stack with Si3N4/SiO2 Hard Mask (HM) is etched in an applied 
material reactor (Applied Material Centura tool). The etching process is divided into 
five steps as seen in Table 2.1. 
 
Table 2.1 Process description of anisotropic etching of SiGe/Si superlattice. 
Time=15sCF4/CH2F2/HeOxide hard mask etch
Time= 60sHBrResist cure (optional)
Endpoint + over etchCl2/HBr/O2Si/SiGe multilayer main etch
EndpointCF4/CH2F2/O2/HeHard Mask etch
Adjusted TimeCl2/O2Resist trimming (optional)
Step typePlasma chemistryStep description
 
 
 Si0.8Ge0.2 layers selectively removal 
This step is performed with pure CF4 plasma at high pressure and low microwave 
power in a remote plasma chamber (CDE by Shibaura). With such a process, a 
selectivity of about 60:1 (SiGe towards Si) is achieved [2.5]. The phenomenon of 
selectivity towards Si is based on the competition between the creation of GeF4 and SiF4 
during etching. SiGe is preferentially etched because Ge-Si bonds are weaker than the 
Si-Si ones (2.12eV vs. 2.31eV). The etching rate depends on the Ge concentration of the 
SiGe layers. The critical point of this process is the adjustment of the tunnel etching 
time. It must be long enough to remove all the SiGe present in the tunnel but not too 
much to avoid any consumption of the silicon channels in the case of MCFETs. Figure 
2.3 shows the SEM images of the Si/SiGe superlattice with the etched SiGe sacrificial 
layers. The optimal etching time is obtained when all the SiGe has been removed 
resulting in a totally open tunnel. On the other hand, the consumption of the silicon in 
vertically-stacked SNWTs can be used to control the nanowire diameter. 
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(a) (b)
 
Figure 2.3 Cross-section (a) and top view (b) SEM images of the Si/SiGe superlattice 
with the etched SiGe sacrificial layers. 
 
2.2.2 High-κ/Metal Gate Stacks 
High-κ dielectrics and metal gate are strongly required to achieve small EOT with 
low gate leakage current density. HfO2 dielectrics and TiN metal has been chosen as a 
gate stack for both n- and p-MOSFET. 3 nm of HfO2 and 10 nm of TiN are deposited in 
the tunnels by uniform deposition methods of Atomic Layer Deposition (ALD) and 
Chemical Vapor Deposition (CVD), respectively. The thick n+ polysilicon layers (CVD) 
are used to fill in the cavities and connect the vertically-stacked gates. Figure 2.4 shows 
cross-sectional TEM image of silicon nanowire with 3nm-thick-HfO2 and 
10nm-thick-TiN gate stack. A SiO2-like interfacial layer was observed. This layer is 
grown by the thermal process after the gate deposition. The resulting equivalent oxide 
thickness (EOT) is ~1.7 nm for this device. 
5nm
1.5 nm SiO2-IL
3 nm HfO2
SiO2 interfacial layer 
grows due to thermal 
process
 
Figure 2.4 Cross-sectional TEM image of vertically-stacked silicon nanowire with 
high-κ/metal gate. 
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2.3 PROCESS STEP OVERVIEW FOR MULTI- 
CHANNEL MOSFET 
The fabrication process of MCFETs, which is based on the principles developed 
for Silicon-On-Nothing FETs, has been developed by Bernard [2.2–2.3, 2.6]. Figure 2.5 
shows an overview of the MCFET process flow. First, a (25-nm-Si and 
30-nm-Si0.8Ge0.2) superlattice structure was epitaxially grown on a 20-nm thick SOI 
substrate (step 1). The grown Si layers will be used as channels for MCFETs. 5nm of 
high-temperature oxide (HTO) and 80nm of silicon nitride (Si3N4) are deposited as a 
hard mask on the top of the stack. After a gate photolithography, the superlattice is then 
anisotropically etched down to the bottom SOI layer (step 2). Since LG is defined at this 
etching step, a vertical etching profile is an important requirement for this technology in 
order to suppress the variability of the LG among the stacked Si channels. To introduce 
internal spacers, the SiGe layers are partially etched selectively to the Si ones (step 2.1). 
The depth of the SiGe recess determines the thickness of the future internal spacers. 
Then, HTO and Si3N4 layers are deposited in the cavities with a thickness ratio 
optimized for the following spacers etch (step 2.2 and 2.3). An anisotropic/isotropic 
etch sequence of the deposited dielectrics allows one to access the silicon layers for 
further S/D epitaxy (step 2.4). After the wet cleaning to remove entirely the dielectrics 
on the sides of silicon layers, crystalline Si S/D was selectively grown with a natural 
“flat” shape induced by the presence of the internal spacers (step 3). The S/D were then 
ion-implanted. The channel width was defined by the active-area patterning and etching, 
giving access to the SiGe layers. The SiGe layers are then selectively removed using 
pure CF4 at high pressure and low microwave power in a remote plasma tool. The 
high-k/metal gate stack (HfO2/TiN/n+ poly-Si) was deposited in the obtained cavities. A 
second gate etch is subsequently carried out followed by the formation of external 
silicon nitride spacers to avoid any short-cut between the gate and the S/D. After the 
dopant activation anneal, the top of S/D are silicided (with nickel) to reduce the series 
resistances, followed by a standard back-end-of-the-line (BEOL) process (for contacts 
and interconnections). 
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Figure 2.5 MCFET fabrication process overview [2.2]. 
 
Figure 2.6 shows the cross-sectional TEM images of the fabricated MCFETs along 
the Si channel and width direction. Here, two SiGe/Si alternating layers, resulting in 
five Si channels in parallel, were designed for fabrication. Channels 1 and 2 are 
activated at the top and bottom interfaces of the superior silicon island, whereas 
channels 3 and 4 have similar formations within the intermediate Si island. Channel 5 is 
responsible for conduction as the top of the original Si film. The sixth possible channel, 
which can be activated at the bottom of the Si film by substrate (back-gate) biasing, is 
not investigated in this work [see ref 2.7]. The resulting channel thickness was 10 nm 
for all channels. The electrically-measured EOT in inversion was ~2.5 nm. The gate 
lengths of the MCFETs range from 500 to 70 nm. 
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Figure 2.6 Fabricated multi-channel FET along (a) channel length and (b) width 
direction. (c) is the enlarged image of the gate stack. 
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2.4 PROCESS STEP OVERVIEW FOR VERTICALLY- 
STACKED NANOWIRE MOSFET 
Figure 2.7 illustrates briefly the process flow for making vertically stacked silicon 
nanowire MOSFET [2.8, 2.9]. First, a (30-nm Si / 30-nm Si0.8Ge0.2)x3 superlattice was 
epitaxially grown on (100) SOI substrate (step1). 5nm of HTO and 40nm of Si3N4 are 
deposited as a hard mask on the top of the stack (step 2). Hybrid DUV/ebeam 
-lithography and resist trimming were combined to define narrow lines. A damascene 
process was used: cavities were patterned thanks to anisotropic dry plasma etching of 
the superlattice (step 3). SiGe layers between Si ones were then etched isotropically 
(step 4). Optionally, an hydrogen annealing process (at 750 oC and 20 Torr for 2 min) 
was applied to obtained circular cross-sectional shape of nanowires (step 5). The 
obtained cavities were then filled with the gate stack (HfO2/TiN/N+ poly-Si) (step 6). 
The gate length is thus defined by the cavity length. Chemical Mechanical Polishing 
(CMP) of poly-silicon and the thick HTO hard mask deposition for S/D implantation 
were carried out followed by the gate patterning (step 7). After gate etching, S/D 
implantation, spacers formation, and the dopant activation anneal were performed. The 
nickel silicide was formed on the top of Source / Drain area. The fabrication ended with 
a standard BEOL process. 
1 & 2 3 4 (& 5) 6 & 7
BOx Si
Si
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SiGe
SiGe
SiGe
SiN
Staked Si Nanowires
Gate
1. Si/SiGe superlattice
selective epitaxy
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of Si/SiGe layers
4. SiGe removal
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6. Gate stack deposition
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9. Nitride spacers
 
Figure 2.7 Vertically-stacked nanowire MOSFET fabrication process overview [2.5]. 
 
Figure 2.8 shows their cross-sectional TEM image and SEM image. We 
successfully fabricated narrow nanowires by using e-beam lithography and isotropic 
plasma etching of SiGe sacrificial layers. Good uniformity of the nanowires in a 
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200-mm-wafer has been also achieved as shown in Figure 2.9. The width (WNW) of 
rectangular shape nanowire ranges from 5 nm up to 30 nm and the height (HNW) is 15 
nm as seen in Figure 2.10 and Figure 2.11. The smallest nanowire with 5-nm-WNW was 
formed by self-limited oxidation and H2 annealing. Thanks to the vertically-stacked 
channel structures, large surface gains (Weff/WTop) have been achieved as summarized in 
Table 2.2. Superior on-state currents per surface unit can be achieved in those devices. 
 
 
100 nm
(a)
 
 
200 nm
(b)
 
Figure 2.8 Fabricated vertically-stacked silicon nanowires: (a) a top-view SEM image, 
(b) a cross-section TEM image. 
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Figure 2.9 (a) Top-view SEM images of silicon nanowires after HfO2 deposition with 
width WSEM= 16, 26, and 36 nm. (b) Variation of nanowire width in a 200-nm-wafer. The 
variations are less than +/- 1.5 nm. The thickness of HfO2 on side walls (3nm x 2) is 
included in the values of WSEM. Wm is the mask width. 
20 nm 20 nm 20 nm 20 nm
WTop~ 10nm WTop~ 15nm WTop~ 20nm WTop~ 30nm
(a) (b) (c) (d)
 
Figure 2.10 Cross-sectional TEM images of vertically-stacked silicon nanowire 
MOSFET with top-view width WTop= 10, 15, 20 and 30 nm. 
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20 nm 5 nm
(a) (b)
 
Figure 2.11 (a) Cross-sectional TEM image of vertically-stacked silicon nanowire 
MOSFET with top-view width WTop= 5 nm. (b) Enlarged image of 5-nm-diameter 
nanowire. 
 
 
Table 2.2  Nanowire width with various definitions and surface gain factor Weff/WTop. 
227171130102Weff [nm]
7.68.58.710.2Weff/WTop
32/1521/1515/1411/14Max. WNW/HNW [nm]
30201510WTop [nm]
60504540Wm [nm]
Si
Si
Si
Hard
Mask
WTop
WNW
HNW
Weff
 
 
The nanowires are [110]-oriented and horizontally arrayed with 50 or 10 parallel 
wires. The physical wire lengths (LNW) are in the 42 – 607 nm range as shown in Figure 
2.12. Effective gate length (Leff) and source/drain resistance (RSD) were extracted thanks 
to the Y-function-based technique as shown in Chapter 3. Differences between LNW and 
Leff were less than 10 nm. This means that the source/drain implantation and activation 
annealing are well-controlled. The resulting RSD are 159 Ω.µm for NMOS and 161 
Ω.µm for PMOS. 
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Figure 2.12 Top-view (a) and cross-section (b) of SEM images of vertically-stacked 
silicon nanowire MOSFET with mask length Lm= 40, 100, and 600 nm. 
 
2.5 CONCLUSIONS 
In this chapter, the fabrication process of the vertically-stacked channel MOSFETs 
were described. The use of sacrificial SiGe layers enables silicon channel to be piled up. 
The gate stacks were uniformly surrounded owing to ALD and CVD process. 
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3.1 INTRODUCTION 
In short-channel MOSFETs, it is important to design MOSFET structure effective 
in suppression of both short-channel effects and source/drain resistance. Moreover, 
although µ dependence of v becomes weaker in short-channel MOSFETs, the µ 
enhancement can be still important in increasing ION under quasi-ballistic transport 
regime as explained in Chapter 1. To analyze the performances of the vertically-stacked 
channel architectures, it is necessary to accurately extract its intrinsic parameters such 
as the threshold voltage, the effective gate length, the series resistances, and the carrier 
mobility. Although many techniques have been developed during the past decades 
[3.1–3.9], only few of them remain reliable for aggressively-scaled MOSFETs have 
been applied. Especially, the mobility decrease with the channel length downscaling is 
often problematic [3.10–3.11]. In this study, we basically use two methods. One is 
Y-function-based techniques [3.1–3.5] which relay on the low field drain current model 
(BSIM3v3-like [3.12]) and does not require any assumption about the µ (L) behavior. 
This method enables us to simply and correctly extract the device parameters. The other 
method is split C–V method to analyze the effective mobility in the inversion layer 
[3.13–3.16]. Indeed, parasitic effects and coexistence of a couple of carrier scattering 
mechanisms make the accurate analysis of the mobility difficult. In this study, the 
effective mobility is evaluated by combining these two methods. Then the carrier 
scattering components in the nanowires are investigated from the viewpoint of the 
validity of the Matthiessen’s rule. 
 
3.2 Y-FUNCTION METHOD 
Y-function has been first introduced by Ghibaudo et al. to provide an easy and 
reliable way to extract the device parameters [3.1], then completed by including a 
quadratic mobility attenuation factor. Y-function-based method is based on the 
combined exploitation of the IDS–VG and gm–VG curves. The MOSFET parameter 
extraction is performed within the strong inversion regime of the MOSFET linear 
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region and, therefore, relies on the following equations [3.4]: 
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SDeff Rβ+Θ=Θ 11 ,     (3.7) 
where IDS0 is intrinsic value of IDS (i.e. at VDS, without RSD influence), µ0 is the low-field 
mobility, Θ1 and Θ2 are the first- and second- order mobility attenuation factors. Θ1eff 
represents the mobility limitation caused by phonon scattering and includes the RSD. 
These equations are valid in strong inversion. The drain current IDS and 
transconductance gm then can be rewritten by the following equation: 
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In the strong inversion regime, the Y-function varies linearly with the gate voltage when 
Θ2-effect (i.e. the surface roughness effect) is negligible. VT can then be obtained by the 
extrapolation of the linear part of the curve (intercept with the X-axis). β can be 
extracted from the Y-slope. Unfortunately, the Y-function calculated from the complete 
model (including Θ2-effect) takes a non-linear form (3.6). This non-linearity causes 
strong uncertainties on and β extraction. This problem has been noticed by several 
researchers [3.2–3.5]. Tanaka et. al. introduced a corrective factor (Φ) to suppress the 
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and linearize the Y-function for performing a straightforward extraction [3.4]: 
( )2/
/1
1),(
2 DTGD
VVVV
Y
YF −−=
Φ+
≡Φ β ,   (3.10) 
DVβ/2Θ=Φ .      (3.11) 
Therefor by finding Φ which satisfied that F(Y, Φ) is linear to VG of dF(Y, Φ)/dVG is 
constant, we can extract Φ. Figure 3.1 shows an example of Φ extraction. Since effect 
of Φ on F(Y, Φ) is monotonic, we can straightforwardly and robustly solve it. Following 
it, the parameter β, Θ2, and VT are extracted by linear regression curve. To calculate Θ1eff, 
the effective mobility attenuation function Θeff is defined from the equation (3.8) as,  
)2/()2/(
1
21 DTGeff
DTGDS
D
eff VVVVVVI
V
−−Θ+Θ=
−−
−=Θ β .    (3.12) 
Figure 3.2 shows the Θeff as a function of gate voltage. A good linear relation with VG is 
obtained. The Θ1eff can be extracted from the intercept of Θeff(VG) with the Y-axis. In 
addition, the slope enables the validation of the Θ2 extracted from the equation (3.11). 
The modeled IDS–VG and gm–VG curves then are obtained from the equations (3.8) and 
(3.9) by using the extracted factors (β, Θ1eff, Θ2, and VT). Figure 3.3 shows the ID and gm 
curves comparisons between the measured data and the fitted model, showing that a 
fairly nice modeling has been achieved. The model is then well adapted even for short 
channel MOSFET devices (LG < 100nm). 
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Figure 3.1 Y-function as a function of the gate voltage. The device used is n-type 
vertically-stacked SNWT with Lm=100 nm and WNW=15 nm. 
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Figure 3.2 Extraction of Θ1eff. The device used is n-type vertically-stacked SNWT with 
Lm=85 nm and WNW=15 nm. 
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Figure 3.3 (a) IDS–VG and (b) gm–VG curves comparisons between the measured data 
and the fitted model. 
 
By using the obtained parameters (β, Θ1eff, Θ2, and VT), we can extract RSD, Leff, and µeff. 
The parameter extraction is performed by the four steps: 
(1) we extract β, Θ1eff, Θ2, and VT in each LG as above. 
(2) we extract RSD by plotting Θ1eff –β among all LG as shown in Figure 3.4 (a). Note 
that errors in LG and LG-dependent µ0 never affect the extracted RSD value. 
(3) we extracted Leff by plotting 1/β–Lm as shown in Figure 3.4 (b). 
(4) we finally can extract µeff as a function of VG by using all the parameters extracted 
and COX measured by split C–V method. 
The flow chart is shown in Figure 3.5. Note that total gate width WTOT is not needed to 
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extract the mobility because β (Eq.3.4) can be rewritten by using the measured 
capacitance Cm without any normalization as following 
2000
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
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Figure 3.4 (a) RSD, Θ1, and (b) Leff extraction. 
 
Start
Measured IDS-VG
Calculate Y-VG for each LG
Change Φ and Calculate Eq. (3.10)
Initial Φ
Is Eq. (3.10) 
linear?
Extract VT, Θ2, β
from Eqs. (3.10) and (3.11)
Extract Θ1eff from Eq. (3.12)
Is finished it 
for all LG?
Extract RSD and Θ1 from Eq. (3.7)
Extract Leff from Eq. (3.4)
Measured Cm
Extract µeff from Eq. (3.3)
End
No
Yes
No
Yes
 
Figure 3.5 Flow chart of the extraction procedure. 
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3.3 SPLIT C–V METHOD 
This method is based on the combination of two capacitance measurements and 
one current–voltage measurement in order to obtain the effective mobility µeff as a 
function of the inversion charge density QINV or the effective electric field Eeff. 
The drain current IDS is a combination drift and diffusion currents. At low drain 
voltage of typically 10–100mV, the channel charge is uniform from source to drain, 
allowing the diffusive current to be ignorable. The drain current then can be simply 
written by 
DSINVeff
eff
TOT
D VQL
W
I µ= .       (3.14) 
which can be written: 
INVTOT
effd
eff QW
Lg
=µ ,    (3.15) 
where the drain conductance gd is defined as: 
.| const
V
I
g
GSV
DS
D
d =∂
∂
=    (3.16) 
The inversion charge QINV can be directly determined from the gate-to-channel 
capacitance CGC, according to: 
∫
∞−
=
GV
GGGC
TOTeff
GINV dVVCWL
VQ )(1)( .      (3.17) 
Then CGC is measured using the connection of Figure 3.6 (a). The capacitance meter is 
connected between (i) the grounded substrate and (ii) the gate and the source/drain 
electrodes connected together. Setup in Figure 3.6 (b) is used to measure the 
gate-to-substrate capacitance CGB. The connected source-drain is grounded during CGB 
measurement. This measurement determines a bulk charge density QB according to the 
following equation 
∫=
G
FB
V
V GGGB
TOTeff
GB dVVCWL
VQ )(1)( .      (3.18) 
Then the effective vertical electric field can be calculated by using both QINV and QB as 
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the following equation 
0εε
η
Si
INVB
eff
QQ
E
+
= ,    (3.18) 
where η is an empiric parameter equal to 1/2 for electrons and to 1/3 for holes. Note that, 
on SOI substrate, CGB measurement cannot be performed due to the presence of the 
BOX. But for ultra-thin films transistors on SOI with undoped channels and thick BOX 
(which is the case of our transistors), the depletion charge is negligible compared to the 
inversion charge and the effective field is solely determined from the inversion charge. 
S D
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B B
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Figure 3.6 Configuration for (a) gate-to-channel, (b) gate-to-substrate capacitance 
measurement for split C–V measurement [3.17] 
 
The split C–V method is applicable to short channel devices, only if: the drain 
current is corrected by the series resistances, the capacitances are corrected from the 
parasitic capacitances, and the effective gate length is correctly extracted [3.15-3.16]. In 
order to accurately evaluate the mobility, the effective mobility was extracted by split 
C–V method with both parasitic capacitance and RSD corrections. The parasitic 
capacitance, independent of the gate length, can thus be removed by the following 
equation 
2
12
12int
2 LLL
CCC GCGCrinsicGC
−
−
= ,          (3.18) 
where L1 and L2 are the effective gate length, CGC2intrinsic is the intrinsic gate-to-channel 
capacitance for the transistor with L2. The use of two close gate length is needed for 
avoiding too large threshold voltage mismatch between the two corresponding devices. 
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Figure 3.7 shows typical CGC-VG curves with and without correction of parasitic 
capacitances. 
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Figure 3.7 CGC-VG curves with and without correction of parasitic capacitances. The 
devices used are n-type vertically-stacked SNWT with various gate lengths. 
 
To correct the drain current by the RSD influence, we used the RSD value extracted 
by the Y-function method. Note that when the equation (3.17) is substituted to the 
equation (3.15), WTOT is canceled out. As a consequence, to extract the effective 
mobility, we only need the measured ID–VG and CGC–VG, and the Leff, and RSD extracted 
by Y-function method. Figure 3.8 shows the validity of the extraction. A good 
agreement when compared to other techniques was achieved. 
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Figure 3.8 Comparison of effective mobility extracted by split C-V, double Lm method 
[3.16], and from parameters extracted by Y-function method. The measured device is the 
stacked SNWTs with WNW=15 nm and Leff=242 nm. The device with Leff=592 nm was 
also used for double Lm method. 
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3.4 MOBILITY LIMITING COMPONENTS  
Mobility describes carrier motion in a material or a device under the influence of 
an electric field and is expressed as the carrier velocity per unit electric field. It is a 
function of the carrier effective conduction mass m* and of the average time between 
two collisions τ. 
*m
qτµ = .          (3.18) 
One of the important factors which predominate in the mobility expression is the 
effective mass of the charge carriers in the inversion layer. The effective mass leads to 
the substantial surface-orientation dependence of the subband structures. Table 3.1 
shows the values of the effective mass and the valley degeneracy of Si on the three main 
surface orientations, (100), (110), and (111) [3.18]. The anisotropy of the effective mass 
in silicon makes necessary the appropriate choice of the surface orientation for an 
optimum design of the effective mass. It is well recognized that the twofold valleys on a 
(100) Si surface is one of the optimum surface orientation in Si, because mx and mz 
becomes the minimum (transverse mass mt) and the maximum (longitudinal mass, ml) 
values of Si, respectively. Figure 3.9 shows a sample of the experimental results of the 
effective mobility on (100), (110), and (111) surfaces. In general, the electron mobility 
is highest on <110>/(100) substrate while hole mobility is highest <110>/(110) 
substrate. 
 
Table 3.1 Lists of effective mass and valley degeneracy of silicon on (100), (110), and 
(111) surfaces. 
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Figure 3.9 Electron and hole mobilities in the inversion layers with the substrate 
orientations. (data from ref. [3.19]). 
 
Moreover, the carriers in the inversion layer are scattered according to several 
mechanisms. Each scattering mechanism is associated with a mobility component. 
According to the Mathiessen’s rule the net mobility µ depends on the various mobility 
components as [3.17] 
⋅⋅⋅++=
21
111
µµµ
,          (3.19) 
and the lowest mobility component dominates. The scattering mechanisms are lattice or 
phonon scattering and ionized impurity scattering. The location of the carriers near the 
oxide-semiconductor interface introduces additional scattering mechanisms like 
Coulomb scattering from oxide charges and interface states, as well as surface 
roughness scattering, reducing the MOSFET mobility below the bulk mobility. Since 
these scattering mechanisms show the different transverse-field-dependence and 
temperature- dependence, the mobility limiting components can be analyzed by plotting 
it as a function of the transverse field or the inversion charge density, and the 
measurement temperature. 
 
 Phonon Scattering 
Phonons are pseudo-particles associated to the crystalline network vibrations. 
When the temperature is bellow 100K, acoustic phonons are dominant. For higher 
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temperatures, between 100K and 400K, optic phonons are predominant. The phonon 
limited mobility is given by 
βµ T
Eeff
ph
3/1−
∝ ,           (3.20) 
where β value, between 1 and 1.75, is dependent on the surface orientation [3.20]. 
 
 Coulomb Scattering 
Coulomb interactions are induced by any mobile or fixed charge in the channel 
(impurities) or close to it (oxide charges). They are predominant at low temperature and 
low electric field (weak inversion). In strong inversion, the coulomb scattering is 
screened due to the high carrier density. The Coulombian limited mobility is expressed 
as 
TEeffcb ∝µ .           (3.21) 
 
 Surface Roughness Scattering 
The oxide/silicon interface roughness induces carrier scattering. This scattering 
does not depend on the temperature. It is predominant at high electric effective field, 
when the carriers are close to the interface. The surface roughness limited mobility is 
given by 
2−
∝ effsr Eµ .           (3.22) 
 
Figure 3.10 shows a schematic diagram of mobility limiting components. At low 
effective field, the electron mobility is limited by the Coulombian interactions 
(impurities and interfaces charges). When the effective field is increased, the mobility 
becomes independent on the doping level according to a universal curve as shown in 
Figure 3.11 [3.21]. In this region, the mobility is limited by the phonons and surface 
roughness interactions. When the temperature is low below 100 K, the phonon 
interactions can be ignored. Then we can extract the surface-roughness-limited mobility 
at high effective field of inversion charge density. 
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Figure 3.10 Schematic diagram of mobility limiting components as a function of 
inversion charge density at low and high temperature. 
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Figure 3.11 Electron mobility on (100) as a function of effective field. The dots are 
experimental results in ref [3.21] with substrate accepter concentration dependence. 
The lines are the limited mobilities calculated by Matthienssen’s rule. 
 
3.5 CHARGE PUMPING METHOD 
Whereas the quality of the thermal SiO2 oxide in conventional SiO2 / poly-silicon 
MOSFETs was rather well controlled, the introduction of new materials in the gate 
stack (such as high-k oxides, metallic gate, nitrided oxide…) has a strong impact on the 
quality and their electrical characteristics. In this study, we have investigated the 
combined effect of advanced structures such as SNWTs, with HfO2/TiN gate stack, on 
the channel/oxide interface quality by using the charge pumping (CP) technique in 
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specific P-i-N nanowire structures as shown in Figure 3.12 [3.22]. 
N+ P+
Trapezoidal pulse +Vbase
ICP
Gate
BOX NWs
tr tf
∆VG
Vbase
 
Figure 3.12 Schematics of the experimental setup used for CP; a trapezoidal pulse is 
applied to the gate and CP current is measured on the P+ contact. 
 
In the CP technique, a trapezoidal voltage pulse is applied to the transistor gate 
(Figure 3.12) which alternatively fills the interface traps with electrons and holes, 
thereby causing a recombination current, ICP, to flow in the P+ and N+ regions of the 
gated diode. By varying the base level Vbase from accumulation to inversion, with a 
constant amplitude ∆VG greater than the value of the band gap (∆VG =1.3 eV is used 
here), the measured ICP has a typical “hat” shape. The maximum of the two-level CP 
current can be expressed as 
∫=
eem
hem
E
E itCP
dEEDqfAI ,
,
,)( .           (3.23)
where A is the gate area, and q the electron charge. The integration is done between the 
hole and the electron emission levels Eem,h and Eem,e. Those energy levels are given by 








∆
−
+= r
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pithBihem tV
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.      (3.24)
where Ei is the intrinsic Fermi level, vth the thermal velocity of carriers, ni the intrinsic 
carrier density, and σn,p the capture cross-section of electrons or holes. Equation (3.23) 
shows a linear relation between ICP and frequency f. This simple relation allows to 
measure the mean value Dit integrated over the band gap by sweeping the frequency of 
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the pulsed signal Dit = 1/qA∆EemdICP/df. According to Eqs. (3.24), the emission levels 
can be modulated by varying either the fall or rise time, or the temperature. In particular, 
varying tr while keeping tf constant, and reversely, allows to extract the Dit energy 
profile in the forbidden band gap using 
rf
CP
B
emit td
dI
TqAfkED
,
ln
1)( = ,      (3.25)
where tr,f is the rise or fall time depending on the energy range scanned within the band 
gap. Finally, changing the temperature allows to scan a broader range of energy. Low 
temperatures down to 25 K give thus access to the energy distribution close to the 
conduction and the valence band of Si in a typical +/-(0.58–0.3) eV energy range 
(Figutre 3.13). Notice that the energy band gap of the Si increases at low temperature, 
reaching 1.17 eV at 25 K. The value of the capture cross-section σn,p is hard to 
determine experimentally. However, an error on this parameter only results in a shift in 
the energy axis (limited to 120 meV for σn,p =10−15–10−17 cm2) and does not change our 
results in a significant way. In the following we have chosen a constant value equal to 
10−16 cm2, which is a physically acceptable value. Finally, due to the derivative used in 
Eq. (3.25), and for the small geometries of the measured devices, the measurement 
sensitivity of this spectroscopic CP technique is around 1011 eV−1 cm−2. 
 
Figure 3.13 (Color online) Energy range scanned by temperature modulation from 20 
K to 400 K (bold line) or by rise/fall time modulation (dashed line), as calculated from 
Eqs. (3.24) for Si. Insert: Schematic of the physical mechanism involved during CP 
measurement. The electron and hole emission levels Eem can be scanned by changing 
temperature T and/or the rise of fall time tr,f. 
 Electrical characterization methods 
 81 
3.6 LOW-FREQUENCY NOISE MEASUREMENT 
Low-frequency (LF) noise is a powerful technique to characterize the electronic 
devices, providing relevant information about the defect density in the active regions. 
Very few studies have been dedicated to LF noise in Si nanowires. In this study, we 
investigate the LF noise in vertically-stacked SNWTs [3.23]. The LF noise 
measurements were performed between 10 Hz and 10 kHz at VDS=50 mV. They show 
typical 1/ƒ spectra for both devices. It is well known that, in electronic devices, the 1/ f 
noise can mainly be interpreted by following two approaches: 
(I) The carrier number fluctuation (CNF) model, originally proposed by McWhorter. 
In this model, the trapping/release of charge carriers near the dielectric/ 
semiconductor interface causes modulation of the flat-band voltage, and by turn, of 
the drain current. This model can be extended to include the correlated mobility 
fluctuations (CNF+CMF),such that the normalized drain current noise reads, 
2
2 1 





××





⋅⋅+=
D
m
VFB
m
D
OXeff
D
ID
I
gS
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I
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I
S µα ,     (3.26) 
where SID is the current noise power spectral density (A2/Hz), α the Coulomb 
scattering parameter (Vs/C), , and SVFB the flat-band voltage power spectral density. 
The SVFB is associated with the interface charge fluctuations and is given by, 
2
2
OX
t
VFB fWLC
NkTqS λ= ,       (3.27) 
where λ is the oxide tunneling distance and Nt the volume trap density (cm−3eV−1). 
Thus, the CNF model is particularly sensitive to the quality of dielectric/channel 
interface, especially in the presence of high-κ dielectric and metal gate stacks. 
 
(II) The Hooge mobility fluctuation model (HMF) is based on the assumption that the 
carrier mobility fluctuates by the interactions with phonons, as in conventional 
conductors or semiconductors. It can be expressed through a phenomenological 
parameter, αH 
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Di
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α
,      (3.28) 
where Qi is the inversion charge density per unit area (C/cm2) and αH (=10−3–10−6) 
is the Hooge parameter. 
 
3.7 CONCLUSIONS 
In this chapter, the two electrical characterization methods were described. The 
calculated I–V curve with parameters extraction by the Y-function method was well 
fitted to the measured data for various device dimensions, showing the validity of the 
method. Finally, a good agreement between the effective mobility values when 
compared between Y-function method and split C–V technique was achieved. In 
addition, each mobility-limiting-component can be analyzed by plotting its transverse 
field and temperature dependence. The CP method and LF noise technique were 
described as the electrical evaluation techniques of the interface quality on nanowires. 
 
3.8 REFERENCES 
[3.1] G. Ghibaudo, “New method for the extraction of MOSFET parameters,” IEE 
Electronics Letters, vol. 24, pp. 543–545, Apr. 1988. 
[3.2] C. Mourrain, B. Cretu, G. Ghibaudo et al., “New method for parameter 
extraction in deep submicrometer MOSFETs,” in Proc. IEEE Int. Conf. 
Microelectronic Test Structures (ICMTS’00), Monterey, USA, Mar. 2000, pp. 
181–186. 
[3.3] T. Tanaka, “Novel extraction method for size-dependent mobility based on 
BSIM3-like compact model,” Japanese Journal of Applied Physics, vol. 44, pp. 
2424–2427, 2005. 
[3.4] T. Tanaka, “Novel parameter extraction method for low field drain current of 
nano-scaled MOSFETs,” in Proc. IEEE Int. Conf. Microelectronic Test 
Structures (ICMTS’07), Tokyo, Japan, Mar. 2007, pp. 265–267. 
 Electrical characterization methods 
 83 
[3.5] D. Fleury, A. Cros, H. Brut, and G. Ghibaudo, “New Y-function-based 
methodology for accurate extraction of electrical parameter on nano-scaled 
MOSFETs,” in Proc. IEEE Int. Conf. Microelectronic Test Structures 
(ICMTS’08), Edinburgh, UK, Mar. 2008, pp. 160–165. 
[3.6] Y. Taur, D. Zicherman, D. Lombardi et al., “A new ‘shift and ratio’ method for 
MOSFET channel-length extraction,” IEEE Electron Device Lett., vol. 13, pp. 
267–269, May 1992. 
[3.7] H. Katto, “Device parameter extraction in the linear region of MOSFET’s,” 
IEEE Trans. Electron Devices, vol. 18, pp. 408–410, Sep. 1997. 
[3.8] B. Cretu, T. Boutchacha, G. Ghibaudo et al., “New ratio method for effective 
channel length and threshold voltage extraction in MOS transistors,” IEEE 
Electron Device Lett., vol. 37, pp. 717–719, May 2001. 
[3.9] H. Brut, A. Juge, and G. Ghibaudo, “New approach for the extraction of gate 
voltage dependent series resistance and channel length reduction in CMOS 
transistors,” in Proc. IEEE Int. Conf. Microelectronic Test Structures 
(ICMTS’97), Monterey, USA, Mar. 1997, pp. 188–193. 
[3.10] A. Cros, K. Romanjek, D. Fleury et al., “Unexpected mobility degradation for 
very short devices : A new challenge for CMOS scaling,” in Proc. IEEE IEDM 
Tech. Dig., San Francisco, USA, Dec. 2006, pp.663–666. 
[3.11] G. Bidal, D. Fleury, G. Ghibaudo, F. Boeuf, and T. Skotnicki, “Guidelines for 
MOSFET Device Optimization acounting for L-dependent Mobility 
Degradation,” in IEEE Silicon Nanoelectronics Workshop, Jun. 2009, pp. 5–6. 
[3.12] Y. Cheng, M.-C. Jeng, S. Liu et al., “A physical and scalable I-V model in 
BSIM3v3 for analog/digital circuit simulation,” IEEE Trans. Electron Devices, 
vol. 44, pp. 277–287, Feb. 1997. 
[3.13] J. Koomen, “Investigation of the MOST channel conductance in weak 
inversion,” Solid State Electron., vol. 16, pp. 801–810, 1973. 
[3.14] C. Sodini, T. Ekstedt, and J. Moll, “Charge accumulation and mobility in thin 
dielectric MOS transistors,” Solid State Electron., vol. 25, pp. 833–841, 1982. 
[3.15] K. Romanjek, F. Andrieu, T. Ernst, and G. Ghibaudo, “Improved split C-V 
 Electrical characterization methods 
 
 84 
method for effective mobility extraction in sub-0.1 µm Si MOSFETs,” IEEE 
Electron Device Lett., vol. 25, no. 8, pp. 583–585, Aug. 2004. 
[3.16] A. Toriumi, K. Kita, and H. Irie, “Novel approach to MOS inversion layer 
mobility characterization with advanced split C-V and hall factor analyses,” in 
Proc. IEEE IEDM Tech. Dig., San Francisco, USA, Dec. 2006, pp.671–674. 
[3.17] D. K. Schroder, Semiconductor material and device characterization, John Willy 
& Son, 3rd Edition, pp. 489-494 (2006). 
[3.18] S. Takagi, T. Irisawa, T. Tezuka, T. Numata, S. Nakaharai, N. Hirashita, Y. 
Moriyama, K. Usuda, E. Toyoda, S. Dissanayake, M. Shichijo, R. Nakane, S. 
Sugahara, M. Takenaka, and N. Sugiyama, “Carrier-Transport-Enhanced 
Channel CMOS for Improved Power Consumption and Performance,” IEEE 
Trans. Electron Devices, vol. 55, no. 1, pp. 21–38, Jan. 2008. 
[3.19] C. W. Liu, S. Maikap, and C.-Y. Yu, “Mobility-enhancement technologies,” 
IEEE Circuit & Devices Magazine, pp. 21–36, May/June, 2005. 
[3.20] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the Universality of 
Inversion Layer Mobility in Si MOSFET’s: Part II–Effects of Surface 
Orientation,” IEEE Trans. Electron Devices, vol. 41, no. 12, pp. 2363–2368, Dec. 
1994. 
[3.21] S. Takagi, A. Toriumi, M. Iwase, and H. Tango, “On the Universality of 
Inversion Layer Mobility in Si MOSFET’s: Part I–Effects of Substrate Impulity 
Concentrations,” IEEE Trans. Electron Devices, vol. 41, no. 12, pp. 2357–2362, 
Dec. 1994. 
[3.22] M. Cassé, K. Tachi, S. Thiele, and T. Ernst, “Spectroscopic charge pumping in Si 
nanowire transistors with a high-k/metal gate,” Appl. Phys. Lett., vol. 96, no. 12, 
123506, Mar. 2010. 
[3.23] D. Jang, J. W. Lee, K. Tachi, L. Montes, T. Ernst, G. T. Kim, and G. Ghibaudo, 
“Low-frequency noise in strained SiGe core-shell nanowire p-channel field 
effect transistors,” Appl. Phys. Lett., vol. 97, no. 7, 073505, 2010. 
 Source/drain doping tequniques for vertically-stacked channel structure 
 85 
 
 
 
 
CHAPTER 4 
SOURCE/DRAIN DOPING TEQUNIQUES FOR 
VERTICALLY-STACKED CHANNEL STRUCTURE 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 Source/drain doping tequniques for vertically-stacked channel structure 
 
 86 
 
 
 
 
CHAPTER 4 CONTENTS 
 
 
 
 
 
4 Source/Drain Doping Techniques for Vertically-Stacked Channel Structure 
4.1 Introduction 
4.2 Experimental Conditions 
4.3 Electrical Characteristics 
4.3.1 I–V Characteristics 
4.3.2 Source/Drain Series Resistance Evaluation 
4.3.3 Carrier Mobility Evaluation 
4.3.4 Gate Length Scaling 
4.4 Conclusions 
4.5 References 
 
 
 
 
 
 
 
 
 Source/drain doping tequniques for vertically-stacked channel structure 
 
 87 
4.1 INTRODUCTION 
The reduction of parasitic access resistances serially connected at source and drain 
region of MOSFETS are one of the challenging technology in order to meet the 
performance required in the roadmap as discussed in Chapter 1. The voltage drops at the 
resistances reduces the applied voltages at the drain and gate electrodes in the transistors, 
resulting in the decrease in the overdrive voltage to lower the on-current. These 
resistances also cause degradation in the time constant, commonly refereed as RC delay, 
which lower the switching speed. Therefore, as the channel resistance reduces with the 
scaling in the gate length, the parasitic series resistance should be further reduced not to 
increase its proportion in the total resistance at on-state. 
MOSFETs with 3 dimensional channels (e.g. Fin FETs) severely suffer from the 
parasitic access resistance with scaling, as the cross-sectional area at the entrance from 
the source to channel becomes smaller compared to the surface used for conduction. 
Therefore, novel processes dedicated for 3 dimensional FETs should be implemented. 
The aim of such approaches is to modify the shape of the source and drain region in 
order to reduce the current density or to further reduce the resistivity of the wiring. One 
example of such process is selective epitaxy growth process to elevate the source and 
drain region to reduce the current density. Since the growth is selectively done only on 
Si surfaces, the source and drain regions can be modified without any short circuit to 
other electrodes. One of the concerns is the excess growth of the source and drain 
regions results in the increase in the gate to drain capacitances, to lower the switching 
speed. The later process includes recoil ion-implantation, plasma doping and refractory 
metal silicide technologies; those techniques are aggressively under research. 
As with vertically stacked multi channel devices [4.1–4.3], the later approach to 
reduce the resistivity of the source and drain region should be done as the source and 
drain regions are already grown to access to the channels. Therefore, a further increase 
in the doping concentration with higher activation ratio at source and drain regions are 
mandatory. In terms of the gate to drain capacitances, the use of oxide spacers with 
lower k-values between gate and drain regions are reported to be effective and a 
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reduction in the intrinsic CV/I delay by 39 % has been achieved [4.1]. 
In this chapter, a novel process to decrease the resistivity of the source and drain 
regions of MCFET is presented using in situ doped selective epitaxial growth in 
combination with conventional ion-implantation (I/I) as a novel process for source and 
drain formation. The effect of source and drain formation process on the series 
resistance and carrier mobility will be discussed through electrical characteristics. 
 
4.2 EXPERIMENTAL CONDITIONS 
Three types of MCFETs with different S/D doping schemes, listed in Table 4.1, 
were investigated. For control MCFET samples, arsenic ions were implanted to the 
un-doped selective epitaxial growth (SEG) S/D (with a thickness of 200 nm) with a 
dose of 1015 cm-2 of at 50 keV for n-MCFETs. For p-MCFETS, boron fluoride ions 
were implanted with a dose of 1015 cm-2 at 40 keV. For sample A, the source and drain 
regions were in situ doped during the SEG step. The dopant atoms (~2 x 1019 cm-3) for 
the in situ doped SEG were phosphorus and boron for n- and p-MCFETs, respectively. 
For sample B, in situ doped SEG was combined with I/I. 
 
Table 4. 1 Doping scheme 
 
Un-doped SEG In situ doped SEG 
Ion implantation 
(I/I) 
Control      
Process A     
Process B      
 
4.3 ELECTRICAL CHARACTERISTICS 
4.3.1 I–V Characteristics 
Drive current (at |VG-VT|=0.9 V and |VD|=1.2 V) against standby current (at 
|VG-VT|=0.3 V and |VD|=1.2 V) for MCFETs with a LG = 70 nm is shown in Figure 4.1. 
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The currents were normalized by the top-view width. A large enhancement in the drive 
current with process A and B respectively, can be obtained with in situ doped SEG 
process compared to the control MCFET. This improvement applies for both n- and 
p-MCFETs. The mean drive currents of 2.4 and 1.2 mA/µm are achieved for n- and 
p-MCFETs with process B, respectively. These high current densities are due to the in 
situ doped SEG combined with I/I and 3-D configuration of vertically-stacked channels. 
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Figure 4.1 On-off relations of (a) n- and (b) p-MCFETs. 
 
Although the variability in the drive current for n- and p-MCFET showed little 
dependence within the same process conditions, the standby currents tend to scatter and 
the mean value slightly increases with process A and B. The reason of the variability 
increase in the standby current might be originated from the residual defect in the in situ 
doped SEG. These defects, commonly observed in highly doped silicon, produce 
generation centers which degrade the on/off junction property. 
The threshold voltage dependence on the LG is shown in Figure 4.2. Enhanced 
roll-off properties were observed with sample A and B, where in situ doped SEG was 
adopted. This suggests the influence of the dopant diffusion which lowers the 
abruptness of the junction. 
The dependence of the on-current per a unit width (µm) on the LG, for both n- and 
p-MCFETs, is shown in Figure 4.3. Here, the total width (WTOT) of the channels was 
used for the normalization. The ION (LG) dependence clearly demonstrates the scaling 
potential achieved with in situ SEG process compared to those with the control 
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MCFETs. Especially one can see the merits of process B, which enables further 
enhancement in the ION when LG is scaled down below 100 nm. 
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Figure 4.2 Threshold voltage roll-off characteristics of MCFETs with LG scaling. 
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Figure 4.3 On-current dependency on the gate length for (a) n- and (b) p- MCFETs. 
 
 
4.3.2 Source/Drain Series Resistance Evaluation 
The access resistance values are evaluated through electrical measurements of the 
transistors by Y-function based methods (see Chapter 3). Figure 4.4 shows typical 
modeling results of the transconducance of multi channel FETs with different LG. One 
can confirm a fairly nice modeling with the above equations. 
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Figure 4.4 Transconductance of the (a) n- and (b) p-MCFETs. Solid lines represent the 
fitted model. 
 
RSD can be extracted from the slope in the relation between Θ1eff and β as is shown 
in Figure 4.5. The good linearity in Θ1eff vs. β curves, for all the LG down to 70 nm, 
indicates that RSD is identical among different LG. The extracted values of RSD 
normalized for a unit channel width (µm), for the control sample and MCFETs with 
process A and B were 4.5, 3.6 and 0.4 kΩ-µm for n-MCFET and 5.2, 3.2 and 1.2 
kΩ-µm for p-MCFET, respectively. Note the remarkable RSD reduction which has been 
successfully obtained by combining in situ doped SEG with I/I for both n- and 
p-MCFETs (process B). The relatively large RSD in the control sample may be attributed 
to un-optimized doping profile in un-doped SEG, so that ion implantation with multiple 
acceleration energy appears to be necessary. 
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Figure 4.5 Θ 1eff vs. β curves of the fabricated (a) n- and (b) p-MCFETs. 
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On the other hand, in situ doped SEG process facilitates and improves the 
processing of vertically aligned MCFETs S/D-channel junctions. The additional I/I into 
in situ doped SEG further reduces the RSD by 90 % and 60% for n- and p-MCFET, 
respectively. The origin of the reduction is still unclear, however, for n-MCFET the 
better positioning and uniformity of the doped S/D and the high solubility of implanted 
arsenic atoms in silicon compared to that of phosphorus atoms may increase the 
activation rate, leading to a decrease in RSD. 
 
4.3.3 Carrier Mobility Evaluation 
Besides the RSD values, the effect of junction formation process affects the 
effective mobility µeff in the channel, in particular when neutral defects are formed 
during I/I steps [4.4]. A degraded µeff is commonly observed for small LG. We here 
investigate the µeff of the MCFETs and compared the influence of the junction formation 
process. 
The µeff was extracted by a modified split C-V method in order to exclude the parasitic 
capacitance, which may become dominant in scaled LG. Figure 4.6 shows examples of 
gate-to-channel capacitances CGC (VG) curves of the MCFETs with process A and B, 
indicating that the parasitic capacitances were identical among different LG, so that the 
inversion carrier density can be extracted. 
-1
0
C G
C
[fF
]
30
20
10
VG-VT [V]
(a) n-MCFET
0 1 -1 0 1
(b) p-MCFET
LG=570nmLG=370nmLG=170nmLG=70nm
Long LG
Long LG
Short LG
Short LG
Process A
Process B
Process A
Process B
LG=570nmLG=370nmLG=170nmLG=70nmC G
C
[fF
]
 
Figure 4.6 CGC characteristics with various LG for (a) n- and (b) p-MCFETs. 
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Figure 4.7 µeff of the MCFETS with different LG of 570 and 70 nm. 
 
Additionally, RSD correction for µeff extraction is necessary as the output 
conductance is strongly degraded by the parasitic resistance. Figure 4.7 (a) and (b) show 
the µeff of n- and p-MCFETs of LG=70 and 570 nm with process B with and without 
RSD correction, respectively. The contribution of RSD on the µeff is obviously more 
prominent when the LG is scaled, as the ratio of the RSD to the total resistance increases. 
The µeff calculated by Y-function method agrees well with the µeff extracted by split C–V 
method in the region of high carrier density, confirming the correctness of the extracted 
µeff. Process A results in slightly higher mobility values, as illustrated in Figure 4.7. 
One can observe a degraded µeff with smaller LG for both n- and p-MCFETs even 
after RSD correction. This fact implies the existence of another mechanism degrading the 
µeff in the direction of channel. Figure 4.8 compares the low-field mobility µ0 values in 
MCFETs with process B and C. A distinct degradation in the µ0 with LG scaling can be 
observed for both n- and p-MCFETs. Using the model proposed by Bidal et al.[4.5], a 
LG-dependent limiting mobility, µ0(LG), can be postulated as 
 
GLL
µα
µµ
+=
max0
1
)(
1
,    (3.7) 
where µmax and αµ are the maximum mobility in long channel MCFETs and the mobility 
degradation factor, respectively. Using this model with the two fitting parameters, µ0 at 
further scaled LG can be predicted as shown in Figure 4.8. The mean µmax showed 
smaller values with process B compared to those with process A, suggesting the 
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influence of I/I.  
On the other hand, the αµ values were found to be similar in the rage of 0.09~0.10 
and 0.22~0.24 nm-Vs/cm2 for n- and p-MCFETs, respectively. Therefore, the degraded 
µeff in the low carrier density region can be considered to be originated by Coulomb 
scattering from the dopant atoms diffusion from S/D regions induced by I/I B-type 
process. Indeed the VT roll-off characteristics on LG shown in Figure 4.2 revealed 
slightly changed characteristics for both n- and p-MCFETs, supporting the possibility of 
an enhanced dopant diffusion. Moreover, the threading dislocation patterns observed in 
the TEM images shown in Figure 2.3 suggest an enhanced diffusion of dopant atoms, 
typically reported as 100 times higher, through the defects which reduces the abruptness 
of channel and S/D regions [4.6]. 
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Figure 4.8 Estimated µ0 on LG scaling. 
 
The values of the αµ and µmax for MCFETs are summarized with reported values 
for planar FETs in Figure 4.9. The MCFETs with in situ SEG process show 2 and 3 
times higher values in αµ than the ballistic limit (αµ,bal), for n- and p-MCFETs, 
respectively. This deviation indicates the presence of Coulomb scattering in the channel 
which can also be inferred from the lower µmax value compared to other devices. The 
message is that, although in situ doped SEG process is useful for RSD reduction, further 
process optimization in the dopant activation step is needed in order to suppress the 
diffusion of dopant atoms in to the channel. 
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Figure 4.9 Summary of the extracted αµ and µmax with reported values for planar FETs 
[4.5]. 
 
4.3.4 Gate Length Scaling 
Using the extracted αµ and µmax, one can estimate the µ0 value of the MCFETs 
with further scaled LG. From Figure 4.8, µ0 with LG scaling can be estimated. µ0 showed 
further reduction at scaled LG, even considering the variability. The difference of µ0 
becomes smaller between the process A and B. This estimation indicates that the 
electrical influence of the diffused dopants from the source and drain region can be 
neglected as large portion of ballistic limited mobility dominates at these LG regions. 
Here we examine the global MCFETs down-scaling, including short-channel 
effects. The IOFF behavior, when normalized by a common threshold voltage VT, reflects 
the subthreshold properties such as DIBL and SS (not the VT roll-off, however). Figure 
4.10 shows the ION-IOFF characteristics of n- and p-MCFET with several LG and W. The 
currents were normalized by the total channel surface Wtotal (Wtotal = W x 5ch. + TSi x 
6side-ch.). When reducing LG down to 70 nm, IOFF increases progressively due to the 
enhanced DIBL, while the SS value remains constant at ~70 mV/decade for nFET and 
~75 mV/decade for pFET. MCFETs with LG smaller than 70 nm have degraded 
subthreshold properties without the expected ION enhancement. This kind of degradation 
can be suppressed by adding the lateral gates electrostatic control through W 
down-scaling [4.7]. Drive current gains of 14 % for nFET and 20 % for pFET were 
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observed when W was reduced from 350 nm down to 100 nm. We measured in the 
meantime an improved mobility µ0 of 11 % and 18 % for nFET and pFET, respectively. 
This suggests that W down-scaling may reduce the LG dependent mobility degradation. 
Additional investigation is needed in order to obtain a physical explanation of this 
phenomenon which is compatible with volume inversion. 
Lastly, we present the scaled MCFETs characteristics with the process C. Figure 
4.11 shows ID-VG and ID-VD characteristics associated to 50-nm-LG 80-nm-W nMCFET 
and 40-nm-LG and 70-nm-W pMCFET. We obtained extremely high ION-currents of 4.1 
mA/µm for nFET and a record 2.7 mA/µm for pFET at VDD = 1.2 V. These values are 
obtained thanks to the 3D configuration of the vertically stacked channels and the 
enhanced impact of lateral conduction with small gate width. However, IOFF is still high 
due to the non-optimized threshold voltage on those samples. When normalized at 
VOFF+VDD, the ION-currents are 3.3 mA/µm for nFET and 2.0 mA/µm for pFET. When 
normalized by Wtotal, the ION-currents at VOFF+VDD for n- and p-FET are 538 µA/µm and 
396µA/µm, respectively. These normalized ION values are comparable to planar fully 
depleted – SOIFETs when using the same (unoptimized) gate stack [4.8]. 
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Figure 4.10 ION-IOFF characteristics with several channel sizes for nMCFET (a) and 
pFET (b). 
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Figure 4.11 ID-VG (a) and ID-VD (b) characteristics for the scaled MCFETs. 
4.4 CONCLUSIONS 
The influence of in situ doped SEG source and drain has been examined for 
vertically aligned MCFETs. A large enhancement, by a factor of 2 in the drive current, 
can be obtained when in situ doped SEG process is adopted. Detailed parameter 
extraction from the electrical measurements shows that the RSD values can be reduced 
by 90 and 75% for n- and p-MCFETs, respectively, when in situ doped SEG is 
reinforced by adding ion implantation. On the other hand, VT roll-off characteristics and 
the effective mobility behavior are slightly degraded, especially when ion implantation 
is combined to the SEG process. Mobility analysis has revealed an increase in the 
Coulomb scattering with LG scaling, indicating the diffusion of dopant atoms from S/D 
regions. These results indicate an avenue to further improve the performance by 
optimizing the S/D activation annealing step. 
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5.1 INTRODUCTION 
To achieve devices with both high speed and low power consumption for future 
LSI applications, GAA SNWTs are one of the promising candidates because of their 
strong short-channel effect immunity. Moreover, to increase the drive current per unit 
area with the higher integration density, vertical stacking of NWs enables the use more 
available silicon surface per device as shown in Chapter 1. Recently, short channel 
GAA-SNWTs have been successfully fabricated with diameter of less than 10 nm using 
several top-down CMOS compatible processes; they successfully suppress the 
short-channel effects [5.1-5.3]. On the other hand, transport property degradation in 
SNWTs was also reported by several groups [5.4-5.6]. However, the mobility behavior 
when the width is reduced has been remained unclear. Carrier transport in SNW is 
commonly discussed in terms of two main mechanisms; one is one-dimension (1-D) 
transport model, and the other is a facet-dominated transport model. The former can be 
adapted to sub-10 nm diameter, and the latter to larger one. From the fabrication process 
viewpoints, (dispersion, yield rate), a larger diameter is production friendly, provided 
that the short-channel effects under aggressively scaled gate length are suppressed. 
In this chapter, carrier transport limiting components for vertically-stacked 
nanowire MOSFETs will be discussed to obtain better performance with suppressing 
short channel effects. 
 
5.2 ELECTRICAL CHARACTERISTICS 
5.2.1 I–V Characteristics 
In this subsection, we discuss basic electrical characteristics of vertically-stacked 
SNWTs by comparing the scaled planar CMOS [5.7] and the reported SNWTs [5.1-5.3]. 
Figures 5.1–5.4 detail the electrical characteristics of our vertically-stacked SNWTs 
with 15-nm-WTop. Its cross-sectional TEM image is shown in Figure 2.10 (b). Mid-gap 
metal gates lead to normally-off MOSFETs with a centered threshold voltage as shown 
in Figure 5.1. Nearly ideal subthreshold slope and very low DIBL can be kept down to 
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Leff of 32 nm for nSNWTs, while these characteristics are degraded in pMOSFETs. This 
kind of pSNWTs degradation has been observed in several experimental data [5.2, 5.4]. 
As a result, IOFF for pSNWT increases in sub-50 nm of Leff as shown in Figure 5.4. On 
the other hand, there is no degradation of IOFF for nSNWTs. 
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Figure 5.1 Threshold voltage as a function of effective gate length for vertically- 
stacked silicon nanowire n- and p-MOSFET with 15-nm-WTop. 
 
 
 
Gate length, Leff [µm]
Su
bt
hr
es
ho
ld
sl
op
e,
 
S.
S.
[m
V/
de
ca
de
]
0.01 0.1
80
(a)
70
60
50
90
NMOS
WTop = 15 nm
VD= 0.05 V
VD= 1 V
Su
bt
hr
es
ho
ld
sl
op
e,
 
S.
S.
[m
V/
de
ca
de
]
Gate length, Leff [µm]
Su
bt
hr
es
ho
ld
sl
op
e,
 
S.
S.
[m
V/
de
ca
de
]
0.01 0.1 1
80
(b)
70
60
50
90
PMOS
WTop = 15 nm
VD= -0.05 V
VD= -1 V
Su
bt
hr
es
ho
ld
sl
op
e,
 
S.
S.
[m
V/
de
ca
de
]
 
Figure 5.2 Subthreshold slope as a function of effective gate length for vertically- 
stacked silicon nanowire n- and p-MOSFET with 15-nm-WTop. 
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Figure 5.3 DIBL as a function of effective gate length for vertically-stacked silicon 
nanowire n- and p-MOSFET with 15-nm-WTop. 
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Figure 5.4 ION–IOFF characteristics of vertically-stacked silicon nanowire n- and 
p-MOSFET with 15-nm-WTop. 
 
The measured ID–VD (Figure 5.6) and ID–VG (Figure 5.7) characteristics for our 
best devices of vertically-stacked 15 nm width SNWTs with 32 nm of Leff for 
nMOSFET and 42 nm for pMOSFET show well-behaved characteristics. ID–VG curves 
exhibit an excellent subthreshold slope (64 mV/dec for nMOSFET and 74 mV/dec for 
pMOSFET) and very low DIBL (32mV/V for nMOSFET and 62 mV/V for pMOSFET). 
On-currents ION (normalized by total circumference) of 840 µA/µm and 540 µA/µm 
with IOFF of 4 nA/µm and 96 nA/µm are obtained for n- and pMOSFET, respectively. 
When the currents are normalized by top-view width, the ION is 7.2 mA/µm for 
nMOSFET and 4.7 mA/µm for pMOSFET. The obtained device performances are 
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summarized in Table 5.1. Figure 5.7 shows the comparison of DIBL from this work and 
other published results. It is clear that our vertically-stacked SNWTs show excellent 
short-channel effects immunity compared to the planar bulk High Performance (HP) 
MOSFETs as well as that of the other 1-level GAA SNWTs. Figure 5.8 shows the 
comparisons of ION from this work and the other published results. It is clear that the ION are 
higher than the others when the currents are normalized by top-view width. This is due 
to the vertically stacked structure, showing the interest of 3-D devices to increase 
current density for a given layout. When the currents are normalized by the total 
effective surface of channels as shown in Figure 5.8 (b), we can consider the carrier 
transport properties. Although our results are smaller current levels due to the longer 
gate length, they are on 1/L line. Figure 5.9 shows drain currents as a function of Leff. 
Gate length scaling is still effective down to sub-50 nm Leff. Further enhancement of the 
currents can be expected if the gate length is diminished below 30 nm. 
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Figure 5.5 ID-VD characteristics of vertically-stacked silicon nanowire n- and 
p-MOSFET with sub-50-nm-Leff and 15-nm-WTop. 
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Figure 5.6 ID-VG characteristics of vertically-stacked silicon nanowire n- and 
p-MOSFET with sub-50-nm-Leff and 15-nm-WTop. 
 
 
Table 5.1 Device parameters for vertically-stacked silicon nanowire n- and 
p-MOSFET with sub-50-nm-Leff and 15-nm-WTop. The on-currents ION are extracted at 
VG-VT = 0.7 and -0.7 V for n- and p-MOSFETs, respectively. The off-currents IOFF are 
extracted at VG-VT = -0.3 and 0.3 V for n- and p-MOSFETs, respectively. 
42
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15nm/14nmMax WNW/HNW
6332DIBL [mV/V]
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540840ION/Weff [mA/mm]
7364S.S.sat [mV/dec]
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1.71.7EOT [nm]
32Leff [nm]
40Lm [nm]
3-level-stackingNW cross-section
PMOSNMOS
 
 Carrier transport propertiesof vertically-stacked nanowire MOSFETs 
 
 109 
0
20
40
60
80
100
120
140
160
0 10 20 30 40 50
D
IB
L 
[m
V/
V]
Gate length [nm]
Planar Intel’s 32nm HP
(IEDM’09 [5.7]) N&P
Samsung
(VLSI’09 [5.3])
Dia:13-16nm N
P
STmicro
(VLSI’09 [5.2])
Size:10x20nm
IBM
(IEDM’09 [5.1])
Size(N):13x20nm
Size(P):9x14nm
LETI
(IEDM’10 [5.8 ])
Size:15x15nm
N
P
N
P
N
P
This study
Vertically-stacked
SNWTs
 
Figure 5.7 DIBL comparison of GAA SNWTs from this work and other published results. 
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Figure 5.8 ION comparison of GAA SNWTs from this work and other published results. (a) ION 
are normalized by top-view width of nanowires WTop., (b) ION are normalized by total effective 
surface of nanowires Weff. 
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Figure 5.9 Saturation current density (a) and linear current density (b) as a function of 
effective gate length for vertically-stacked silicon nanowire n- and p-MOSFET with 
15-nm-WTop. The currents are normalized by top-view width WTop (left y-axis) and 
effective total width Weff (right y-axis). 
 
5.2.2 Transport Limiting Velocity 
In this subsection, we discuss carrier transport limiting mechanisms in the 
short-channel vertically-stacked SNWTs in detail. 
In thermal equilibrium conditions, carriers can be injected from the source 
reservoir to the channel with a thermal velocity. The part (r) of injected carriers can be 
elastically backscattered towards the source, whereas the (1−r) part propagates towards 
the drain. Therefore, the effective source injection velocity (vinj) is smaller than thermal 
velocity. In the linear regime (small lateral field), the injection velocity, resulting from 
forwarded and backscattered fluxes and given by the ratio (1−r)/(1+r), will be the only 
limitation of the total drain current, this being called the quasi-ballistic transport as 
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described in Subsection 1.2.3. However for high lateral electric field, saturation velocity 
vsat resulting from optical phonon-electron interactions may constitute a stronger 
limitation than injection velocity. Therefore, whatever the conduction regime (linear or 
on-state), there exists a certain limiting velocity that can be expressed as: vlim = min (vsat, 
vinj). This simple reasoning gives ground for a unification of all transport mechanisms, 
within one universal and continuous drain current model that is a kind of the 
Matthiessen’s rule [5.9]. Since vsat and vinj have very close values, it is difficult to 
identify the true limiting mechanism. Fortunately, the temperature dependences of vsat 
and vinj are opposed as shown in Figures 5.10 and 5.11, and thus they can reveal the 
limiting mechanism. 
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Figure 5.10 Temperature dependence of saturated electron drift velocity [5.10]. 
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Figure 5.11 Injection velocity of a nMOSFET on (100) plane as a function of inversion 
charge density at 300 and 77 K. [5.11]. 
 
Thanks to the temperature dependence of both saturation velocity and injection 
velocity, the nature of the transport can be evidenced by plotting the temperature 
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dependence of the limiting velocity. The temperature dependence of ID-VG curves for 
the vertically-stacked nSNWT with Leff of 32 nm is shown in Figure 5.12. The 
temperature range for measurements varies from 5 to 300 K. The threshold voltage 
decreases with temperature, while the sub-threshold slope increases. These changes in 
VT and SS with temperature are mainly due to band gap changes and are consistent with 
the theory. Figure 5.13 shows temperature dependence of vlim. It is clear that the 
vertically-stacked nSNWTs are almost exclusively vsat limited. This result implies a high 
backscattering rate and the presence of strong scattering components. 
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Figure 5.12 Temperature dependence of ID-VG characteristics for vertically-stacked 
SNWTs. 
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Figure 5.13 Temperature dependence of extracted limiting velocity vlim. Theoretical 
dependence of saturation velocity vsat from [5.13] and injection velocity vinj from [5.14] 
are given. The vlim were extracted by the equations in the right table [5.9], where F1/2 is 
Fermi-Dirac integral. 
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5.2.3 Carrier Mobility Evaluation 
The carrier scattering components can be identified by analyzing the effective 
mobility behaviors in long-channel MOSFETs as explained in Chapter 3. Before 
discussing the experimental results, we consider possible factors of mobility limitations 
in silicon nanowire. Figure 5.14 shows possible mobility limiting factors intrinsically 
for SNWTs. In general, the carrier mobility in two-dimensional (2-D) transport for 
planar MOSFET strongly depends on its surface orientations due to the effective mass 
difference as shown in Chapter 3. The electrons mobility on (100)-surface is about two 
times as high as that on (110)-surface, while the holes mobility behavior is opposite. 
The rectangular nanowires directed to <110> have two oriented surfaces, that is, 
(100)-surface for the top and bottom channels and (110)-surface for the side channels. 
In that case, as shrinking the wire width, that is, the (100)-surface, it is expected that the 
electron mobility decreases, while the hole mobility increase as shown in Figures 5.14 
(b) and 5.15. Moreover, in silicon nanowire with less than 10 nm in diameter, carrier 
transport will become one-dimension (1-D). In that case, it is expected that carrier 
limiting components show different behaviors from two-dimensional transport as shown 
in Figure 5.14 (c). In addition, as nanowire width decreases, transport property at the 
corners for rectangular shaped nanowires becomes dominant. The carriers at the corners 
could possibly behave like one-dimensional transport depending radius of curvature as 
shown in Figure 5.14 (d) and 5.16. The experimentally extracted mobility is represented 
as an outcome of all or parts of these effects. Moreover the outcome is more 
complicated when extrinsic degradation factors are added. 
 
In this study, mobility limiting components in the vertically-stacked SNWTs will 
be investigated in detail by observing temperature dependence and inversion charge 
density dependence on the mobility. 
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Figure 5.14 Schematic image of nanowire MOSFET (a) and its cross-section (b). 
Varying ratio of (100) width to (110) width, (c) varying size, (d) varying radius of 
curvature at the corners. 
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Figure 5.15 Rectangular-shaped nanowire mobility as a function of W(100)-to- W(110) 
ratio. The average mobility is mave=(µ(100)W(100)+ µ(100) W(100))/( W(100)+W(110)), where 
µ(100) and µ(110) are the mobilities on (100) and (110) surfaces, respectively. 
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Figure 5.16 Calculated profiles of electron density across the cross section of silicon 
nanowires with W(110)=18 nm, and W(100)= 7 and 22 nm [5.15]. 
 
Figures 5.17 (a) show effective mobility for electrons as a function of inversion 
charge density at different temperatures in the vertically-stacked SNWTs. The size of 
the nanowire used is 15 nm of WTop as shown in Figure 2.10 (b). As a reference, the 
mobilities of fully-depleted (FD) SOI FET are also shown in Figure 5.17 (b). The 
FDSOI has a 8 nm channel thickness and the same gate stacks as the vertically-stacked 
SNWTs. It is clear that the electron mobility dependence on temperature for the 
vertically-stacked SNWT is much lower than that for FDSOI. In addition, the electron 
mobility dependence on temperature is also much lower than that for hole (Figure 5.18). 
In general, mobility in MOSFETs is limited by three scattering components; 
coulomb, phonon, and surface roughness as shown in Figure 5.19 (b). The 
coulomb-limited mobility (µcb) and phonon-limited mobility (µph) have negative and 
positive contribution at low temperature, respectively. Meanwhile, the surface 
roughness-limited mobility (µ sr) does not depend on temperature. At low temperature, 
mobility is limited by only the coulomb scattering only at low NINV and only by the 
surface-roughness scattering only at high NINV. Figure 5.19 (a) shows effective mobility 
for electron and hole at high NINV as a function of temperature. The µ sr values can be 
extracted by extrapolating the mobility at 10 K. The µ sr values for the vertically-stacked 
SNWT are much smaller than that for the FDSOI. Phonon-limited mobility can be 
extracted by using the Matthiessen’s rule and the extracted µ sr. Figure 5.21 shows 
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comparison of mobility limiting components at high NINV. It is clear that electron 
effective mobility is strongly limited by surface roughness scattering, while hole 
mobility is limited by both surface roughness and phonon scattering at high NINV. On the 
other hand, at low NINV, the electron mobility is degraded at lower temperatures, while 
the hole mobility increases as shown in Figure 5.22. This means that electron mobility 
at low NINV is limited by coulomb scattering, while phonon scattering is dominant for 
holes. This may be because that the effect of coulomb scattering is hidden under the 
strong phonon limitation. 
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Figure 5.17 Temperature dependence of effective electron mobility in vertically-stacked 
silicon nanowire FET (a) and in fully-depleted SOI-FET (b). 
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Figure 5.18 Temperature dependence of effective hole mobility in vertically-stacked 
silicon nanowire FET. 
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Figure 5.19 (a) Temperature dependence of effective mobility at high inversion charge 
density (NINV=1013cm-2). (b) Schematic diagram of mobility limiting components at low 
temperature. 
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Figure 5.20 Temperature dependence of phonon-limited mobility at high inversion 
charge density (NINV=1013cm-2) for vertically-stacked silicon nanowire MOSFETs. 
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Figure 5.21 Mobility limiting components for electron (a) and hole for vertically- 
stacked silicon nanowire MOSFETs at 300 K. 
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Figure 5.22 Temperature dependence of effective mobility at low inversion charge 
density (NINV=2x1012 cm-2). 
 
 
5.3 IMPACT ON PLASMA ETCHING OF SILICON- 
GERMANIUM SACRIFICIAL LAYERS 
In the mobility analysis presented above, we founded that effective mobility for 
the vertically-stacked SNWTs is strongly degraded due to surface roughness. The 
surface roughness reduction could be one of the key factors to obtain high performance. 
One of the possible reasons of degraded surface-roughness limited mobility is some NW 
surface damage due to the selective SiGe dry and isotropic etching. According to results 
reported by C. Dupre et. al. [5.16], silicon surface is roughened by using an isotropic 
plasma etching, similar to the one used for our device fabrication process. Figures 5.23 
and 5.24 show the impacts of the isotropic plasma etching. Atomic force microscopy 
(AFM) was used to evaluate the damaged Si surfaces. As a result, the Root Mean 
Square (RMS) value was increased from 0.15 to 1.4 nm in 46 second. In this section, 
the impact on isotropic plasma etching of SiGe sacrificial layers to the effective 
mobility for the vertically-stacked SNWTs is investigated. To compare between the 
devices with and without the plasma etching, one-level SNWTs were fabricated without 
the use of SiGe sacrificial layers. 
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Figure 5.23 Atomic force microscopy images of silicon surface after isotropic SiGe dry 
etching (a) and the reference sample without the etching (b). 
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Figure 5.24 Root mean square (RMS) values as a function of isotropic SiGe dry 
etching. 
 
5.3.1 One-Leveled Nanowire MOSFET Fabrication 
In order to investigate the impact of the selective SiGe isotropic etching, one-level 
SNWTs as references were fabricated without SiGe epitaxy and its etching process. The 
fabrication process is shown in Figure 5.25. First, the nanowires were patterned by 
e-beam lithography and anisotropic etching of SOI. Then the BOX was isotropically 
etched by wet etching to obtain the suspended nanowires. The NW diameter is 
controllable down to 5 nm by self-limited oxidation [5.17] while keeping regularly 
arrayed NWs as shown in Figure 5.26 (a). After the dimension control of the nanowires, 
the same process steps as the vertically-stacked SNWTs were used (e.g. gate 
depositions). 
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Figure 5.25 Brief process flow of 1-level silicon nanowire MOSFET. 
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Figure 5.26 Gate-all-around 1-level silicon nanowire MOSFETs fabricated without 
SiGe epitaxy and selective etching. 
 
5.3.2 Carrier Mobility Evaluation 
Figure 5.27 shows effective mobility comparisons between the vertically-stacked 
and the 1-level SNWTs with 15 nm of WNW at 300 K and 5 K. The 1-level SNWTs show 
higher mobility than the vertically-stacked ones at both 300 K and 5 K. Figure 5.28 
shows the temperature dependence of the effective mobility at high NINV. It is clear that 
the mobility of the 1-level SNWTs is largely improved at low temperature. This is 
because the mobility is strongly limited by phonon scattering at 300 K. In other words, 
the surface roughness scattering is not a dominant limitation for the 1-level SNWTs.  
 Carrier transport propertiesof vertically-stacked nanowire MOSFETs 
 
 121 
Figure 5.29 shows the extracted mobility limiting components. The µsr is largely 
degraded in the vertically-stacked SNWTs, resulting lower total mobility. The use of 
SiGe sacrificial layers causes the mobility degradation due to the roughened silicon 
surface during the SiGe etching. Moreover, in the case of the 1-level SNWTs, coulomb 
scattering is less dominant as shown in Figure 5.30. The reason why stronger coulomb 
scattering is higher in the vertically-stacked SNWTs may be the degraded interface 
quality with high-κ because of the use of SiGe sacrificial layers. Additional surface 
treatments thus are needed to recover the damaged surface. 
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Figure 5.27 Electron mobility comparisons between 1-leveled and vertically-stacked 
silicon nanowire MOSFET at 300 K (a) and 5 K (b). 
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Figure 5.28 Temperature dependence of effective mobility at high inversion charge 
density (NINV=1013cm-2) for 1-leveled and vertically-stacked silicon nanowire MOSFET. 
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Figure 5.29 Mobility limiting components comparison at high inversion charge density 
between 1-leveled and vertically-stacked silicon nanowire MOSFETs at 300 K. 
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Figure 5.30 Temperature dependence of effective mobility at low inversion charge 
density (NINV=2x1012 cm-2). 
 
5.4 EFFECT OF HYDROGEN ANNEALING 
Hydrogen annealing can be used intentionally for three-dimensional profile 
transformation by rounding sharp corners while diminishing the surface roughness and 
keeping the active layer crystalline [5.18, 5.19]. In this section, a mobility study was 
performed in order to highlight the impact of hydrogen annealing on the etched 
surfaces. 
 
5.4.1 Cross-Sectional Shape 
Hydrogen annealing (750°C, 2min) was performed on 15 nm wide silicon 
nanowires (Figure 5.31 (a)). As a result, the silicon nanowires were rounded thanks to 
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the hydrogen annealing as shown in Figure 5.31 (b). 
 
 
10 nm
(a)
10 nm
(b)
 
Figure 5.31 Cross-sectional TEM images of silicon nanowire (a) without and (b) with 
hydrogen annealing at 750 oC for two minutes. 
 
 
5.4.2 Carrier Mobility Evaluation 
First, the impact of hydrogen annealing on silicon nanowire surface quality was 
investigated by using the 1-leveled SNWTs. Figure 5.32–5.34 show the comparisons of 
electron effective mobility between with and without hydrogen annealing. We observed 
the mobility difference at low temperature. It is clear that effective mobility in 
H2-annealed SNWTs is more degraded by coulomb scattering (Figure 5.34), while 
surface roughness is improved (Figure 5.33). However, the mobility differences are not 
revealed at 300 K. This is because that these effects are hidden by the strong phonon 
limitation due to the initially high mobility. 
On the other hand, we observed the mobility changes at 300 K on the 
vertically-stacked SNWTs. Figure 5.35 shows a mobility comparison between with and 
without hydrogen annealing for the vertically-stacked SNWTs. Improvement of the 
effective mobility at high NINV is observed for circular NWs because their surface 
roughness is reduced by the H2 annealing. A circular shape formed by hydrogen 
annealing, however, leads to mobility degradation at low NINV.  
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Figure 5.32 Electron mobility comparison of 1-leveled silicon nanowire MOSFETs 
between with and without hydrogen annealing. The measurement temperatures are 300 
K (a) and 5 K (b). 
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Figure 5.33 Temperature dependence of effective mobility at high inversion charge 
density (NINV=1013cm-2) for 1-leveled nanowire MOSFET with and without H2 anneal. 
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Figure 5.34 Temperature dependence of effective mobility at low inversion charge 
density (NINV=2x1012 cm-2). 
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Figure 5.35 Electron mobility comparison of vertically-stacked silicon nanowire 
MOSFETs between with and without hydrogen annealing. 
 
5.4.3 Interface Trap density 
Mobility at low NINV is mainly limited by (remote) coulomb scattering due to 
interface and oxide charges and/or interface dipoles between high-κ and interfacial layer 
in the case of high- κ/metal gate stack. To evaluate the interface quality, the interface 
trap density (Dit) have been quantified by adapting the charge pumping method with 
gated-diode structures as shown in Chapter 3. Figure 5.36 shows the charge pumping 
current (Icp) in the vertically-stacked SNW p-i-n diode which exhibits a typical “hat” 
shape. The peak Icp-freqency (f) plots shows a good linearity in Figure 5.37. Circular 
NWs have roughly 3 times higher mean Dit values than rectangular ones. 
Figure 5.38 shows the energy profile Dit(E) for, together with the mean value Dit 
measured at 300K using frequency dependence [5.20]. Wide and long planar SOI 
MOSFETs as reference devices were also measured to clarify the effect of high-κ/metal 
gate stack on the interface traps density. The mean value (~1.1x1011 eV−1 cm−2) is 
reasonably low for this thick nitride metal layer, as the CVD process limits the nitrogen 
diffusion toward the SiO2 / Si interface [5.21, 5,22]. Meanwhile the energy profile 
reveals an asymmetry between the upper half part and the lower half part of the band 
gap. In the upper part, the trap density is much higher than in the lower part of the band 
gap, with 5x1011 eV−1 cm−2 between 0.3 and 0.5 eV, due to dangling bonds (Pb centers) 
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combined with N-generated defects [5.23]. The latter generally induce a peak density in 
the upper half part of the band gap [5.21, 5.24]. Near the band edges—for both 
conduction band (CB) and valence band (VB)—the Dit increases and can reach more 
than 1013 eV−1 cm−2 at E−Ei=+/-0.58 eV. The lower value of Dit, especially in the upper 
half part of the Si gap, evidences a lower density of interface traps in the middle of the 
gap. Figure 5.38 also shows the energy profile of Dit for SNWTs with a rectangular and 
a circular cross section. For both rectangular and circular NWs, the energy profile Dit(E) 
is modified compared to references as follows: (i) less asymmetry is observed between 
the upper part and the lower part of the band gap, and (ii) a higher mean density Dit is 
measured (up to five times more for circular NWs). The lower asymmetry could result 
from the lower impact of N diffusion in NWs, due to a thicker interfacial oxide (~1.5–2 
nm) compared to planar devices (~1 nm), and more Pb centers in SNWTs. The latter 
point could be explained, especially for the rectangular cross-section, since more 
dangling bonds are generally measured on (110) plane (i.e, the orientation of the 
sidewalls of the SNWs in our case) as reported by Refs. 5.23 and 5.25. Finally, the 
circular NWs exhibit the highest Dit, roughly two times larger than rectangular NWs. 
This high value occurs despite the H2 annealing, which is known to passivate some 
defects such as dangling bonds [5.26], and evidences a natural lower quality of the 
channel interface for circular NWs. 
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Figure 5.36 Charge pumping currents Icp obtained base voltage sweep on nanowire 
gated-diode with LG = 240 nm and WNW/HNW = 20 nm/15 nm. The currents are 
normalized by Weff obtained from TEM images. 
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Figure 5.37 Charge pumping currents Icp as a function of frequency f. 
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Figure 5.38 Interface trap density as a function of energy for vertically-stacked 
nanowires with (a) and without (b) hydrogen annealing, and planar SOI devices (c) with 
the same gate stack (3 nm HfO2 ALD/10 nm TiN CVD). The profile is obtained by 
scanning temperature from 300 K down to 25 K by 25 K steps. The bold line represents 
the mean value of Dit(E). The dashed line is the directly measured mean value of 
interface trap density over the full energy range at 300 K which evidence the lower 
density of interface traps in the middle of the gap. 
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5.5 SILICON-GERMANIUM NANOWIRE MOSFET 
5.5.1 Device Fabrication Process 
The fabrication process of vertically-stacked SiGe nanowire FETs was changed 
from Si ones as the following steps. SOI (001) wafers were used for Si and 
compressively (c)-strained SiGe NWs. Tensile-strained (1.3 GPa) SOI (001) wafers 
were used for un-strained SiGe NWs, respectively. After anisotropic etching of 
Si/Si0.8Ge0.2 superlattices, selective isotropic etching of Si layers between Si0.8Ge0.2 
layers was performed to obtain the suspended Si0.8Ge0.2 nanowires. In order to achieve 
better interface quality, a 2 nm-thick-Si cap was grown at 650 oC on the SiGe NWs. 
Figure 5.39 shows the cross-sectional TEM images and top-viewed SEM images. The 
cross-sectional shape was hexagonal with {111} facetted sidewalls most likely due to 
the thermal budget used during the Si capping. Long c-strained SiGe NWs are bended 
as shown in Figures. 5.39 (a) and (c), while short c-strained SiGe NWs and un-strained 
SiGe NWs are straight as shown in Figures. 5.39 (d) and (e). 
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Figure 5.39 (a) Cross-sectional TEM micrographs of 3D-stacked compressively(c)- 
strained SiGe NWTs, (b) enlarged images of c-strained SiGe NW, (c) top view of bended 
c-strained SiGe NWs with LNW=600nm, (d) top view of c-strained SiGe NWs with 
LNW=250nm, and (e) top view of un-strained SiGe NWs with LNW=600nm. Short length 
SiGe NWs are straight, this whatever their strain state. 
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5.5.2 I–V Characteristics 
C-strained SiGe and un-strained SiGe NWs were evaluated in order to boost pFET 
performances. Figure 5.40 shows ION/IOFF characteristics of Si, c-strained and 
un-strained SiGe NWs. The currents are normalized by the number of wires. Both the 
SiGe NWTs showed larger off-current than SNWTs. This is due to the lower VT for the 
SiGe NWTs as shown in Figure 5.41. The c-strained SiGe NWTs show higher 
on-current. However the best ION/IOFF performance is obtained for Si NWs. 
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Figure 5.40 ION/IOFF characteristics of Si, c-strained and un-strained SiGe NWs 
normalized by the number of wires. The total NW surface Wtotal is estimated from the 
cross-sectional TEM images. The WNW of all NWs is ~20nm. 
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Figure 5.41 Threshold voltage of Si, c-strained and un-strained SiGe NWs as a function 
of gate length. The WNW of all NWs are ~20nm. 
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5.5.3 Carrier Mobility Evaluation 
Figure 5.42 shows a mobility comparison. The large enhancement of mobility was 
obtained in the c-strained SiGe NWTs compared with un-starained ones. This can be 
due to a compressive strain effect. However, in comparison with SNWTs, a small 
impact on mobility was observed. The c-strained SiGe NWTs have higher µeff at high 
Ninv lead to a larger ION current than for Si NWTs. The hexagonal cross section of SiGe 
NWs with (111) sidewalls could also contribute to mobility degradation as shown in 
Figure 5.44. 
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Figure 5.42 Effective hole mobility of Si, c-strained and un-strained SiGe NWs. The 
WNW of all NWs are ~20nm. 
 
5.5.4 Noise Measurement 
Low-frequency noise measurements performed on the NWs between 10 Hz and 10 
kHz at VDS=50 mV, show an oxide trap density (Nt) for SiGe NWs 3.5 times larger than 
for Si NWs (Figure 5.45). This higher trap density may reduce the mobility. 
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Figure 5.43 Low-frequency noise of Si and c-strained SiGe NWs. Inserted figure is a 
comparison of oxide trap density (Nt). LG and WNW are ~290nm and ~20nm, 
respectively. 
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5.6 CONCLUSIONS 
In this chapter, the electrical characteristics of vertically-stacked SNWTs have 
been investigated. Vertically-stacked nanowire structure can achieve extremely high 
on-currents per given layout surface with good short-channel effects immunity. This 
result is expected to achieve high integration and low power consumption. On the other 
hand, in terms of its performance, the optimisation of short-channel CMOS nanowire 
drive current will have to take into account specific effects. In particular, the use of 
SiGe sacrificial layer to make vertically-stacked channels cause the large mobility 
degradation due to the surface roughness, resulting from the damage of plasma etching. 
This result can evidence the poor ballisticity in the short channel SNWTs. 
The hydrogen annealing can improve the surface-roughness limited mobility on a 
certain extend. Charge pumping measurements, however, revealed that circular-shaped 
SNWTs, which are formed by hydrogen annealing, have a higher Dit than rectangular 
ones, leading to low-field mobility degradation. This high Dit might be caused by the 
continuously-varying surface orientation. The resulting additional coulomb scattering 
could partly explain the quite low mobility in 5 nm diameter SNWTs together with the 
already known transport limitations in NWs. 
The vertically-stacked SiGe NWTs have been also investigated. 
Compressively-strained SiGe showed slightly higher mobility than Si ones. One of the 
possible reasons of the small mobility enhancement is the higher trap density for SiGe 
nanowires. Additionally, the hexagonal cross section of SiGe NWs with (111) sidewalls 
could also contribute to mobility degradation 
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6.1 INTRODUCTION 
In previous chapter, we discussed the possibility of vertically-stacked SNWTs in 
terms of RSD resistance, transport properties, and short channel effect immunity. 
Another issue for the vertically-stacked SNWTs is how to control the threshold voltage. 
For various CMOS applications such as HP, LOP, and LSTP, it is important to achieve 
flexible threshold voltage in a transistor. In this chapter, the possibility of a flexible 
threshold voltage for vertically-stacked SNWT will be discussed. In particular, the 
flexibility and the short-channel effects immunity are investigated by numerical 
simulations. 
 
6.1.1 Threshold Voltage Control by Independent-Gate FinFET 
In usual case, the threshold voltages are mainly controlled by the gate work 
function and channel doping level. However, its control by the high-k/metal gate is 
difficult and complex because of the sensitivity of process conditions and the necessity 
of the dual metal and/or dual high-κ. Furthermore, the use of channel doping technique 
yields to large VT variations within a wafer due to dopants fluctuations. As one of the 
solutions for three-dimensional devices, independent-gate FinFETs (IG-FinFETs) have 
been proposed and demonstrated with excellent experimental results of threshold 
voltage control by the second gate and the synchronized driving mode operation by the 
double gates [6.1, 6.2]. The independent gates have been successfully fabricated by 
using a chemical–mechanical-polishing process or an etch-back process [6.1–6.4] as 
shown in Figure 6.1. 
 
Figure 6.1 Cross-sectional TEM image of the independent-gate FinFET fabricated by 
the resist etch back process [6.4]. 
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6.1.2 Vertically-Stacked Nanowire Transistor with Independent 
Gates 
Vertically-stacked SNWTs with independent gates have been experimentally 
demonstrated by C. Dupre et al. [6.5]. The device has internal spacers between the 
nanowires as shown in Figure 6.2, named ΦFET since its shape is similar to the Greek 
letter Φ. Figure 6.3 summarizes the fabrication process of Φ-FET. First, Reduced 
Pressure- Chemical Vapor Deposition (RP-CVD) was used to epitaxially grow (25nm-Si 
/25nm-SiGe)x4 superlattice on SOI wafers (Fig.5.3, step 1).  A SiN hard-mask was 
then deposited. After an hybrid DUV/e-beam lithography, the resist was trimmed to 
define narrow lines (fin width; WSi~30nm). Then, the exposed Si and (Si/SiGe)x4 areas 
were trenched by an anisotropic dry plasma etching (Fig.5.3, step 2). The same RIE 
reactor was used to remove the SiGe isotropically using a CF4 + O2 chemistry in order 
to liberate the suspended Si-nanowires. Then, HTO and SiN were deposited. The 
partitions between the stacked nanowires were formed by internal spacer obtained by 
anisotropic and isotropic etchings of SiN selectively to HTO (Fig.5.3, steps 2.1 and 2.2). 
After chemical cleaning of the channel surface, a HfO2 / TiN / Poly-Si gate stack was 
deposited. The gate stack over the SiN hard mask was removed by Chemical 
Mechanical Polishing (CMP) (Fig.5.3, step 3). After the gate etching, Source/Drain 
implantations and spacer formation, dopant atoms were activated and the top of S/D 
regions were silicided. The fabrication ended with a standard Back-End Of Line 
(BEOL) process. Figure 6.4 shows the cross-sectional TEM pictures of Φ-FET. 
This structure is expected to achieve a flexible threshold voltage while keeping 
better short channel effects immunity due to their partially surrounding gates. Figure 6.5 
and 5.6 shows the electrical results. Threshold voltage shift have been demonstrated due 
to a coupling effect between the two gates for ΦFET. Moreover, ΦFET’s IOFF currents 
are 2-decade lower than IG-FinFET ones thanks to an improved electrostatic control. 
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Figure 6.2 Φ-FET scheme. 
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Figure 6.3 Schematic fabrication sequence of Φ-FET. 
 
 
 
Figure 6.4 Cross-sectional TEM pictures of Φ-FET (3 stacked nanowires). Left: 25s 
SiN isotropic etching Right: 28s SiN isotropic etching. 
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Figure 6.5 Experimental Id-Vg1 characteristics at various Vg2 for n-channel Φ-FET. 
The gate length and channel width are 550 nm and 25 nm, respectively. 
 
 
Figure 6.6 Ion-Ioff characteristics comparison between Φ-FET and IG-FinFET. 
 
6.2 OPTIMIZATION OF DEVICE DIMENTIONS 
Although the Φ-FETs have been successfully demonstrated, it is necessary to 
optimize the structure in detail to obtain flexible threshold voltage with better short 
channel effects immunity. First, we will go through the simulation details. Figure 6.7 
shows the simulated Φ-FET structure. To extract DIBL associated to the given structure, 
the currents in the subthreshold regime are determined by using FlexPDF software as 
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the following procedure. 
The source term is detailed as 
)( pnNN
ε
qS da −+−= ,     (6.1) 
where Na is the acceptor density (=1015 cm-3), Nd the donor density (Nd=ni2/Na with ni 
the intrinsic carrier density). Here, Nd is negligible due to p-type Si. n and p are given as 
a function of the potential V: 






=
kT
qVNn d exp ,     (6.2) 






−=
kT
qVNp d exp .     (6.3) 
The subthreshold current for long-channel MOSFET is given by: 
)1(1 kT
qV
iseffDlong
D
eQ
q
kT
L
I −= ,    (6.4) 
where Qis is the inversion charge per surface on the source side which is deduced by 
integrating n from the equation (6.2) in the Si volume. The short-channel current thus 
can be easily rewritten owing to a correction factor C.F [6.6] 
..FC
I
I DlongDshort = ,     (6.5) 
∫ 




 −−
=
kT
VVq
LWt
FC longshort
SiSi
)(
exp1. ,   (6.6) 
where Vshort and Vlong are the potentials in short and long channels, respectively. The 
boundary conditions for a simple nanowire structure as shown in Figure 6.8 are adapted 
to Φ-FET structure as following: VG = 0.6 V on the gate oxide and the built-in voltage 
(VBI) as each nanowire end as 






= 2ln
i
da
BI
n
NN
q
kTV .    (6.7) 
The long-channel case differs from the short-channel case only by applying Neumann 
boundary conditions: the gradient of the potential (electric field) is forced to zero at 
each nanowire end. Once the potential distribution is simulated, we used it to extract the 
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short-channel effects through the natural length λ [6.7], 
η
tt
ε
ε
λ oxSi
ox
Si
= ,     (6.8) 
where η is the empirical parameter which varies as a function of the gate configuration: 
planar (η=1), double gate (η =2), tri-gate (η =3), and gate-all-around (η ≈4). In the 
long-channel, the potential is constant in the middle of the channel, while in the 
short-channel, the potential is parabolic as shown in Figure 6.9. In terms of subthreshold 
currents, n and p terms can be removed from equation (6.1). Then the equation (6.1) can 
be rewritten as follows 
aN
ε
qS = ,       (6.9) 
A quantum correction was introduced to have zero-charge at the Si/SiO2 interface [6.8]. 
The Poisson equation (6.10) is then solved: 
SV =∇ 2 .       (6.10) 
Figure 6.10 shows the simulated subthreshold currents. From the currents, we extracted 
the threshold voltage and the DIBL. The threshold voltage was extracted using the 
current constant method: VT = VG at ID = 10-7L/W. 
 
 
Figure 6.7 Simulated inversion charge density in a ΦFET for (a) one gate activated 
(single drive mode) and (b) two gates activated (double drive mode). 
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Figure 6.8 Schmatic illustration of a SNWT with boundary conditions. 
 
 
Figure 6.9 Potential along the channel for a long and short-channel transistor. 
 
 
Figure 6.10 Simplified Poisson equation resolution for long-channel with C.F. for 
short channel is compared to the drift-diffusion model. 
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As the Φ-FET structure is perfectly symmetric, the coupling factor (α) can be 
written as the threshold voltage sensitivity [6.9]: 
itSiox
Si
G
T
CCC
C
V
V
α
++
≈≡
2
1


,    (6.11) 
where VT1 is the threshold voltage on the side of the gate 1, and VG2 is the gate 2 
voltage. The coupling factor has been extracted on 2D simulations with long channel. 
We checked that the coupling is not degraded for shorter gate lengths. For a 
long-channel, the coupling was evaluated at 0.37 while it is equal to 0.33 at L=10 nm. 
 
From here, the simulation results are discussed. To understand a relationship 
between flexibility of the threshold voltage and short channel effects immunity, 
DIBL– α characteristics are plotted as a function of silicon width (Figure 6.11), silicon 
thickness (Figure 6.12), and spacer width (Figure 6.13). DIBL decreases and α 
increases when the Si width is reduced as shown in Figure 6.11. For a given WSi, DIBL 
and α both decrease when changing from an IG-FinFET architecture to a Φ-FET. The 
coupling decrease is understandable considering the rounded gates shape decreasing the 
gate coupling compared to the IG-FinFET’s straight gates. The gate shape immunity to 
coupling effects has already been studied [6.10]. The lateral gates can screen narrow 
silicon body from the other gate influence as shown in Figure 6.14. The coupling factor 
decrease is understandable considering the rounded gates shape decreasing the coupling 
between the independent gates compared to the IG-FinFET’s straight gates. The tSi 
variation impact is shown on Figure 6.12. Decreasing the Si thickness improves the 
architecture electrostatics. The gate coupling is enhanced for the tSi highest value, 
reaching the coupling value of IG-FinFET at tSi = hSi = 200nm. The spacer width Wsp 
impact is shown on Figure 6.13. For Wsp = 29nm, the spacers are aligned with the Si. 
This structure is equivalent to an IG-FinFET but with oxide and nitride alternatively 
with Si. Replacing Si by nitride or oxide decreases slightly the DIBL. wsp has to be 
adjusted to have a low DIBL and a satisfying α value. For Wsp/WSi ≈ 0.5, a good 
DIBL–coupling trade-off is obtained. 
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Figure 6.11 DIBL versus coupling factor: Silicon width (WSi) dependence. 
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Figure 6.12 DIBL versus coupling factor: Spacer width (TSi) dependence. 
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Figure 6.13 DIBL versus coupling factor: Spacer width (Wsp) dependence. 
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Figure 6.14 Lateral gates can screen narrow silicon body from the other gate 
influence. 
 
6.3 CONCLUSIONS 
In this chapter, vertically-stacked SNWTs architectures with independent gate 
operation (Φ-FET) have been evaluated by simulation in terms of the flexibility of the 
threshold voltage and the short channel effects immunity. Φ-FET structure can achieve 
better short-channel immunity than IG-FinFET owing to the partially surrounded gate 
structure. On the other hand, the lateral gates screen partially narrow silicon body from 
the other gate influence. This causes the degradation of coupling factor. However, the 
change of cross-sectional dimensions can make the threshold voltage flexible.  
The proposed architectures can provide solutions for future technological nodes. It 
enables extremely high integration density and low leakage currents with 
multi-threshold voltage. 
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7.1 SUMMARY 
In this thesis, vertically-stacked silicon nanowire MOSFETs (SNWTs) have been 
experimentally investigated as one of the possible solutions to various problems related 
to the CMOS scaling explained in Chapter 1. In particular, they were investigated in 
order to achieve both high speed and low power consumption with high integration for 
future LSI applications. Figure 7.1 compares device performance between this study 
and published SNWT data and Intel’s planar CMOS data. We have successfully 
demonstrated the suppressed short-channel effects owing to the gate-all-around silicon 
nanowire structure. The vertically-stacked channel structure has yielded high drive 
current density per top-viewed channel width compared to planer MOSFETs and 
one-level SNWTs. Even if the channel surface advantage is removed, our device shows 
the reasonable drive current density without any mobility enhanced technology as 
shown in Figure 7.1 (c).  
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Figure 7.1 Performance benchmark with published SNWT data from other gropes. (a) 
DIBL versus gate length, (b) ION/WTOP versus gate length, and (c) ION/Weff versus gate 
length. 
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The contributions of this work can be divided into three main topics: 
(1) Study of source/drain series resistance for thick source/drain region in 
vertically-stacked channel MOSFETs (Chapter 4), 
(2) Study of carrier transport in vertically-stacked SNWTs (Chapter 5), 
(3) Study of threshold voltage controllability for vertically-stacked SNWTs with 
separated gates (Chapter 6).  
 
In Chapter 2, the device fabrication process was described. Vertically-stacked 
channel MOSFETs have been successfully fabricated by adapting Silicon-On-Nothing 
technology with sacrificial SiGe layers. 
 
In Chapter 3, the electrical characterization methods were described. In order to 
analyze the performances of the fabricated devices, the intrinsic parameters extraction 
methods, Y-function method and Split C–V, were detailed in the latter half. 
 
In Chapter 4, the influence of in situ doped SEG source/drain has been examined 
for vertically-stacked channel MOSFETs. A large enhancement, by a factor of 2 in the 
drive current, can be obtained when in situ doped SEG process is adopted. A detailed 
parameter extraction from the electrical measurements reveals that the RSD values can be 
reduced by 90 and 75% for n- and p-FETs, respectively, when in situ doped SEG is 
reinforced by adding ion implantation. On the other hand, VT roll-off characteristics and 
the effective mobility behavior are slightly degraded, especially when ion implantation 
is combined to the SEG process. Mobility analysis has revealed an increase in the 
Coulomb scattering with LG scaling, indicating the diffusion of dopant atoms from S/D 
regions. These results indicate an avenue to further improve the performance by 
optimizing the S/D activation annealing step. 
 
In Chapter 5, the carrier transport limiting components for vertically-stacked 
nanowire MOSFETs have been discussed to obtain better performance with suppressing 
short channel effects. The optimization of drive currents will have to take into account 
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specific effects to vertically-stacked SNWTs. In particular, the use of SiGe sacrificial 
layer to make vertically-stacked channels cause the large mobility degradation due to 
the surface roughness, resulting from the damage of plasma etching. This result can 
evidence the poor ballisticity in the short channel SNWTs. 
The hydrogen annealing can improve the surface-roughness limited mobility a little. 
Charge pumping measurements, however, revealed that circular-shaped SNWTs, which 
are formed by the annealing, have a higher interface trap density (Dit) than rectangular 
ones, leading to low-field mobility degradation. This high Dit might be caused by the 
continuously-varying surface orientation. The resulting additional coulomb scattering 
could partly explain the quite low mobility in 5 nm diameter SNWTs together with the 
already known transport limitations in NWs. 
 
In Chapter 6, vertically-stacked SNWTs with independent gates (named Φ-FETs), 
have been evaluated. Φ-FETs demonstrated excellent VT control by inter-gate coupling 
effects. As the results of numerical simulations to optimize Φ-FETs structures, it has 
been found that when the spacer width is reduced, the DIBL value can be lowered by a 
factor of 2 compared to independent-gate FinFETs with the same silicon width. The 
superior scaling of Φ-FETs with narrow spacer results from a better electrostatic control 
which also attenuates the inter-gate coupling. 
 
 
 
7.2 CONCLUSIONS AND PERSPECTIVE 
In this thesis, it has been demonstrated that gate-all-around silicon nanowire 
structure can dramatically suppress short-channel effects. Moreover, the introduction of 
internal spacers between the nanowires can control threshold voltage. These 
technologies enable to achieve ultra-low power consumption. 
 
The vertically-stacked channel structure has yielded extremely high drive current 
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density per top-viewed channel width compared to planer MOSFETs. However, this 
high current may not induce an intrinsic delay reduction because the parasitic 
capacitance increases in proportion to the number of channels. A benefit of the structure 
is a possibility of ultra-high integration per given layout area, that is, gate width scaling. 
For SNWTs, the optimization of the integration is strongly limited by horizontal spaces 
between the nanowires. The use of vertically-stacked channel structure without any 
nanowires in parallel enables to cancel this limitation. To design this structure, it is 
necessary to increase the number of channels in vertical direction. To do that, various 
process developments are needed such as (Si/SiGe) x n superlattice formation shown in 
Figure 7.1 and its etching with vertically straight line edge. 
In order to obtain higher speed operation, the effective mobility must be recovered 
and enhanced. Effective mass engineering will be a key technology such as a strained 
channel, III-V channel and Ge channel. 
 
Figure 7.2 Cross-sectional TEM image of the 19 period superlattice with 19 nm 
Si0.8Ge0.2 and 32 nm of Si [fabricated by J.M. Hartmann in CEA-Leti]. 
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Chapter 1  Introduction –réduction du MOSFET – 
Récemment, l'augmentation de consommation électrique statique due aux effets de 
canaux courts pour les CMOS sub-50nm est devenue un des problèmes majeurs 
rencontrés. Les structures multigrilles ont été envisagées comme solution. En particulier, 
le Gate-All-Around (GAA) nanofils (NW) silicium pourrait permettre un contrôle idéal 
électrostatiques du canals. De plus, l'empilement vertical des nanofils peut permettre 
une augmentation de la densité d’intégration. La performance globale du CMOS est 
généralement évaluée selon 3 facteurs: rapidité de commutation, consommation 
électrique et densité de l’intégration. Pour profiter au mieux des avantages proposés par 
l'empilement vertical des nanofils en silicium transistors (SNWTs) pour les prochains 
CMOS, la vitesse de commutatuion doit également être améliorée. De plus, pour 
adresser différentes applications, la flexibilité de la tension de seuil (VT) est également 
réquise. 
 
Dans cette thèse, l'empilement vertical SNWTs est étudié de façon expérimentale. Pour 
augmenter le courant de drain, la technique de réduction de la résistance source/drain 
(RSD) sera débattue dans le troisième chapitre. Dans le chapitre 5, les propriétés de 
transport électronique des NWs empilées verticalement seront analysées en détail. De 
plus, des simulations numériques  sont effectuées pour examiner les facultés de 
contrôle de leur tension de seuil utilisant des grilles sépares. 
 
Chapter 2 et 3  Procédés de fabrication basiques et méthodes de caractérisation 
La structure aux canaux empilés verticalement est formée en utilisant un super-réseau 
Si/SiGe sur le Silicium sur Isolant (SOI) et la gravure sélective des couches SiGe en se 
basant sur la technologie Silicon-On-Nothing. Pour l'empilement de grille, ALD-HfO2 et 
CVD-TiN sont déposés avec une excellente uniformité pour la structure en trois 
dimensions. 
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Chapter 4  Technique de dopage de dopage Source/Drain pour les structures empilées 
verticalement 
L'implantation d'ions sur les régions de source/drain (S/D) épaisses provoque une 
variation des profils S/D, entraînant une différence dans la longueur des grilles (LG) et la 
résistance de l'accès entre les canaux inférieurs et supérieurs. La technique dite du 
dopage in-situ de l’épitaxie (in-situ doped Selective Epitaxial Growth (SEG)) peut créer 
des zones S/D avec une uniformité idéale. L'inquiétude principale avec cette technique 
est la forte résistance due a la densité du dopage pour garder une croissance epitaxiale 
de qualité supérieure. Fig.1 nous montre un FET multi-canal conçu avec le procédé S/D 
SEG. Trois types de conditions de dopage sont comparés dans cette étude, comme nous 
le montre le tableau 1. 
 
50 nm
Source Drain
SEG SEG
Gate1
Gate2
Gate3
Internal spacers
SiN hard mask
Channel 1 & 2
Channel 3 & 4
Channel 5
(a)
W
50 nm
Channel 1 & 2
Channel 3 & 4
Channel 5
SiN hard mask S/D
(b)
 
Fig. 1 Cross-sectional TEM images of vertically-stacked channel FET along (a) channel 
length and (b) width direction. 
 
Table 1 S/D doping conditions. Ion impla.: As , BF2 (1015cm-2), in situ dope: P, B (2x1019cm-3) 
 
 Control Process A Process B 
Un-doped SEG     
In-situ doped SEG      
Ion implantation      
 
La dépendance du courant à l’état ON (ION) sur le LG, pour n- et p-MCFETs est montrée 
dans la Fig.2. Une forte augmentation de l'alimentation de ce courant avec 
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respectivement les procédés A et B, peuvent être obtenue grâce au dopage in-situ du 
procédé SEG, comparé au procédé de contrôle. La dépendance avec le courant ION (LG) 
démontre clairement les réductions obtenues avec le procédé in-situ SEG comparés à 
celles obtenues avec le contrôle MCFETs. En particulier, on peut voir les mérites du 
procédé de fabrication B, qui permet une nette augmentation du ION lorseque LG est 
réduit en dessous de 100 nm. La figure 3 nous montre la comparaison des RSD extraits. 
Notez la réduction remarquable de RSD qui a été obtenue avec succès en combinant 
dopage in-situ SEG avec l’implantation ionique (I/I) pour n- et p- MCFETs (procédé B). 
L'ajout d’une I/I supplémentaire au dopage in-situ après pour n- et p- MCFETs (procédé 
B). L'ajout du I/I supplémentaire dans le in-situ doped SEG réduit le RSD de 
respectivement 90% pour le n- et de 60% pour le p-MCFET. L'explication d’une telle 
réduction est toujours inconnue,  pourtant, la meilleure uniformité du S/D dopé et la 
haute densité de dopage peuvent entraîner une baisse du RSD. 
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Fig. 2 On-current dependency on the gate length for (a) n- and (b) p- MCFETs. Here, 
the total width (WTOT) of the channels was used for the normalization. 
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Fig. 3 RSD comparison 
La Fig.4 nous montre les courbes des capacités gate-to-channel CGC (VG) des MCFETs, 
indiquant qu'il n'y a pas de différence de capacités entre les procédés A et B. Ce qui 
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signifie que l'addition de l’ I/I dans le processus B ne cause pas de variation de LG dans 
les canaux empilés verticalement. 
-1
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C
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C
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Fig. 4 CGC (VG) curves of the MCFETs with process A and B. 
 
Chapter 5  Propriétés de transport électrique des MOSFETs à nanofils empilés 
verticalement 
Fig.5 montre une image SEM du SNWTs fabriqué avec 3 niveaux de fils empilés. Les 
caractéristiques IDS-VGS avec une largeur de 15 nm NW (WNW), de 32 nm de longueur 
de grille effective (Leff) pour le NMOS et de 42 nm pour le PMOS révèlent des 
caractéristiques tout a fait convenables dans la figure 6. Les courbes IPs-VGs montrent 
une excellente descente en dessous du seuil (32 mV/dec pour NMOS et 62 mV/V pour 
PMOS). Quand le courant est normalisé par la lageur physique du transisor (vu du 
dessus) le Ion des NMOS est de 7,2 mA/um pour les nanofils de type 3D-stacked et 2.6 
mA/um pour un seul niveau, démontrant l'intérêt de structures 3D pour augmenter la 
densité de l'alimentation dans un layout donné. 
100 nm
 
Fig. 5 SEM image of vertically- stacked SNWT. 
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Fig .6 IDS-VGS characteristics with 15 nm WNW and 32 nm Leff for NMOS and 42 nm for 
PMOS. 
 
Pour LG inférieure à 50 nm, on s'attend à ce qu'une partie des porteurs de charge agisse 
ait un comportement balistique. Cependant, le résultat d'une étude sur la dépendance 
avec la température de la vitesse des porteurs montre que la part du transport limité par 
la vitesse de saturation (donc hors régime ballistique) est dominante dans les nSNWTs 
comme le montre la Fig.7. Les résultats impliquent la présence de composants 
fortement éparpilles. 
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Fig. 7 Temperature dependence of extracted limiting velocity vlim. The lines are 
theoretical vsat and vinj. 
 
Pour comprendre la cause de ces évènements de collisions empêchant l’avènement d’un 
régime ballistique, la mobilité effective (µeff) de NWs longs a été évaluée. La figure 8 
 Résumé du travail de thèse en Français 
161 
 
nous montre µeff en fonction de température pour une forte densité de charge 
d’inversion . Une µeff dégradée pour des SNWTs empilés verticalement comparée au  
FDSOI planaire est observé a basse température. Cela signifie que le µeff pour les 
SNWTs empilés verticalement est fortement limité par les collisions à la surface, 
rugueuse, du NW. Une des raisons pour expliquer cette dégradation de la surface est les 
dommages dus à la gravure sélective du SiGe comme montré dans la comme montré 
dans la Fig.9. 
 
Temperature, T [K]
Ef
fe
ct
ive
 
m
o
bi
lit
y,
 
µ e
ff
[cm
2 /V
s]
101 102
200
0
600
400
103
Vertically-stacked
SNWT
electron
hole
electron
FDOSI
NINV = 1x1013 cm-2
Ef
fe
ct
ive
 
m
o
bi
lit
y,
 
µ e
ff
[cm
2 /V
s]
(a)
 
Fig. 8 µeff as a function of temperature as high inversion charge density. 
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Fig. 9 RMS values as a function of isotropic SiGe dry etching for planar Si surface. 
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Chapter 6  Contrôle de la tension de seuil des structures FETs à nanofils empilés 
verticalement 
Dans ce chapitre, la possibilité d'une flexibilité du seuil d'alimentation pour les SNWT 
empiles verticalement avec des grilles indépendantes (nommé ΦFET) est examinée avec 
des simulations numériques. La figure 10 montre une structure ΦFET qui a des 
espaceurs internes entre les nanofils. La grille séparée (G2) agit comme la grille arrière 
d’un FET planaire sur SOI mince complètement déserté . La sensibilité de variation du 
VT en fonction de VG2 est exprimée par le facteur de couplage entre les grilles wsi 1 et 2. 
Les Fig 11 et Fig 12 montrent le DIBL en fonction du facteur de couplage α  
respectivement en fonction de la largeur du Silicium (WSi) et de la largeur de l’espaceur 
(WSp). Le DIBL diminue et α augmente quand WSi est réduit. Pour WSi = 29 nm, les 
espaceurs sont alignés avec les bords du Si. Cette structure est équivalente a une 
FinFET a grilles indépendantes (IG-FinFET).  La structure Φ-FET obtient de meilleurs 
résultats en terme d'immunité aux canaux courts que IG-FinFET grâce à la structure où 
les grilles sont partiellement enrobées. Cela provoque la dégradation du facteur de 
couplage. Cependant, le changement de dimensions dans la dimension perpendiculaire 
au transport peut rendre le seuil d'alimentation flexible. 
 
 
Fig. 10 Φ-FET scheme 
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Fig 11 DIBL versus coupling factor: Silicon width (WSi) dependence. 
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Fig. 12 DIBL versus coupling factor: Spacer width (Wsp) dependence. 
 
 
Chapter 7  Conclusions 
Dans cette thèse, il a été démontré que la structure gate-all-around en nanofils de 
silicium peut radicalement supprimer les effets de canaux courts. De plus, l'introduction 
d’espaceurs internes entre ces nanofils peut permettre de contrôler la tension de seuil, à 
l’aide d’une deuxième grille de contrôle. Ces technologies permettent d'obtenir une 
consommation électrique extrêmement faible. 
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Pour obtenir des opérations à haute vitesse, les limitations du transport électronique  
dans les SNWTs empilés verticalement ont été examines en détail. Ils sont fortement 
limités par les phénomènes de collision de porteurs du fait de la rugosité de la surface. 
Les structure à canaux empilés verticalement produit des densités de courant 
extrêmement élevées comparée au planer MOSFETs. Cependant, cette forte 
alimentation peut ne pas être liée a une réduction intrinsèque du délai à cause de 
l'augmentation de la capacité parasite par rapport au nombre de canaux. L'avantage de 
cette structure est la possibilité d'une très grande intégration par unité de surface d’une 
couche donnée, c'est à dire une réduction de la largeur des grilles. Pour les SNWTs, 
l'optimisation de l'intégration est fortement limitée par les espaces horizontaux entre les 
nanofils. L'utilisation parallèle de canaux à structure empilée verticalement  permet 
d'annuler cette limitation. Pour réaliser cette structure, il est nécessaire d'augmenter le 
nombre de canaux dans le sens de la verticale. Pour y parvenir, différents 
développements de procédés sont nécessaires, tels que la formation de super-réseaux 
(Si/SiGe) x n. 
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